TOSHIBA



Semiconductor Company

Revision History

Date	Revision	
2003/3/20	1	First Release
2008/3/06	2	Contents Revised
2008/9/30	3	Contents Revised

Caution in Setting the UART Noise Rejection Time

When UART is used, settings of RXDNC are limited depending on the transfer clock specified by BRG. The combination "O" is available but please do not select the combination "-".

 $\Box \uparrow \land$

The transfer clock generated by timer/counter interrupt is calculated by the following equation :

Transfer clock [Hz] = Timer/counter source clock [Hz] ÷ TTREG set value

			\langle	$\langle (// 5) \rangle$	
			RXDN	Csetting	
BRG setting	Transfer clock [Hz]	00 (No noise rejection)	01 (Reject pulses shorter than 31/fc[s] as noise)	Reject pulses shorter than 63/fc[s] as noise)	11 (Reject pulses shorter than 127/fc[s] as noise)
000	fc/13	0	0	0	<u> </u>
110	fc/8	0	(f/\wedge)	- 6	- <
(When the transfer clock gen- erated by timer/counter inter-	fc/16	0		\diamond -	\bigcirc -
rupt is the same as the right side column)	fc/32	0		0	<u> </u>
The setting except the	above	0 <		$(\circ))$	0

Document Change Notification

The purpose of this notification is to inform customers about the launch of the Pb free version of the device. The introduction of a Pb-free replacement affects the datasheet. Please understand that this notification is intended as a temporary substitute for a revision of the datasheet.

Changes to the datasheet may include the following, though not all of them may apply to this particular device.

- 1. Part number
 - Example: TMPxxxxxF TMPxxxxxFG

All references to the previous part number were left unchanged in body text. The new part number is indicated on the prelims pages (cover page and this notification).

2. Package code and package dimensions

Example: LQFP100-P-1414-0.50C LQFP100-P-1414-0.50F

All references to the previous package code and package dimensions were left unchanged in body text. The new ones are indicated on the prelims pages.

3. Addition of notes on lead solderability

Now that the device is Pb-free, notes on lead solderability have been added.

4. RESTRICTIONS ON PRODUCT USE

The previous (obsolete) provision might be left unchanged on page 1 of body text. A new replacement is included on the next page.

5. Publication date of the datasheet

The publication date at the lower right corner of the prelims pages applies to the new device.

1. Part number

2. Package code and dimensions

Previous Part Number (in Body Text)	Previous Package Code (in Body Text)	New Part Number	New Package Code	OTP
TMP87CH29U	P-LQFP64-1010-0.50D	TMP87CH29UG	LQFP64-P-1010-0.50D	TMP87PM29UG
TMP87CH29N	P-SDIP64-750-1.78	TMP87CH29NG	SDIP64-P-750-1.78)	TMP87PM29NG
TMP87CK29U	P-LQFP64-1010-0.50D	TMP87CK29UG	LQFP64-P-1010-0.50D	TMP87PM29UG
TMP87CK29N	P-SDIP64-750-1.78	TMP87CK29NG	SDIP64-P-750-1.78	TMP87PM29NG
TMP87CM29U	P-LQFP64-1010-0.50D	TMP87CM29UG	LQFP64-P-1010-0.50D	TMP87PM29UG
TMP87CM29N	P-SDIP64-750-1.78	TMP87CM29NG	SDIP64-P-750-1.78	TMP87PM29NG

*: For the dimensions of the new package, see the attached Package Dimensions diagram.

3. Addition of notes on lead solderability

The following solderability test is conducted on the new device.

Lead solderability of Pb-free devices (with the G suffix)

Test	Test Conditions	Remark
Solderability	 (1) Use of Lead (Pb) solder bath temperature = 230°C dipping time = 5 seconds the number of times = once use of R-type flux (2) Use of Lead (Pb)-Free solder bath temperature = 245°C dipping time = 5 seconds the number of times = once use of R-type flux 	Leads with over 95% solder coverage till lead forming are acceptable.

20070701-EN

4. RESTRICTIONS ON PRODUCT USE

The following replaces the "RESTRICTIONS ON PRODUCT USE" on page 1 of body text.

RESTRICTIONS ON PRODUCT USE

- The information contained herein is subject to change without notice.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third parties.
- Please contact your sales representative for product by-product details in this document regarding RoHS compatibility. Please use these products in this document in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses occurring as a result of noncompliance with applicable laws and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.


5. Publication date of the datasheet

The publication date of this datasheet is printed at the lower right corner of this notification.


(Annex)

Package Dimensions

LQFP64-P-1010-0.50D



SDIP64-P-750-1.78



CMOS 8-Bit Microcontroller


TMP87CH29U/N, TMP87CK29U/N, TMP87CM29U/N

The TMP87CH29/K29/M29 are high-speed and high-performance 8-bit single chip microcomputers. These MCU contains CPU core, ROM, RAM, a LCD driver, multi-function timer/counters, an AD converter, two clock generators and a serial interface (UART) on a chip.

Part No.	ROM	RAM	Package	
TMP87CH29U			P-LQFP64-1010-0.50D	TMP87PM29U
TMP87CH29N	16 K x 8-bit		P-SDIP64-750-1.78	TMP87PM29N
TMP87CK29U	24 K x 8-bit	1 K x 8-bit	P-LQFP64-1010-0.50D	TMP87PM29U
TMP87CK29N	24 K X 8-DIL	IKX6-DIL	P-SDIP64-750-1.78	TMP87PM29N
TMP87CM29U	32 K x 8-bit		P-LQFP64-1010-0.50D	тмр87рм290
TMP87CM29N	32 K X 8-DIL		P-SDIP64-750-1.78	TMP87PM29N

Features

- 8-bit single chip microcomputer TLCS-870 Series
- \clubsuit Instruction execution time: 0.5 μ s (at 8 MHz), 122 μ s (at 32.768 kHz)
- ♦412 basic instructions
 - Multiplication and Division (8 bits × 8 bits, 16 bits ÷ 8 bits)
 - Bit manipulations (set/clear/complement/move/test/exclusive or)
 - 16-bit data operations
 - 1-byte jump/subroutine-call (Short relative jump/Vector call)
- 13 interrupt sources (External: 4, Internal: 9)
 - All sources have independent latches each, and nested interrupt control is available.
 - 2 edge-selectable external interrupts with noise reject
 - High-speed task switching by register bank changeover
- 7 Input/Output ports (43 pins)
 - High current output: 3 pins (typ. 20 mA)
- ♦ 18-bit Timer/Counter
 - Timer, Event counter, Pulse width measurement, Frequency measurement modes



For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.)

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
- In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.

• The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.


• The information contained herein is subject to change without notice.

000707EBP1

TOSHIBA


- ◆Four 8-Bit Timer/Counters
 - Timer, Event counter, Capture (Pulse width/duty measurement), PWM output, Programmable divider output modes
- Time Base Timer (Interrupt frequency: 1 Hz to 16384 Hz)
- Divider output function (frequency: 1 kHz to 8 kHz)
- Watchdog Timer
 - Interrupt source/reset output (programmable)
- Universal asynchronous receiver and transmitter (UART)
 - With 8-bit transmit/receive data buffer
 - Transfer clock, Select of with/without parity bit.
- ◆LCD driver/Controller
 - LCD direct drive capability (max. 12-digit display at 1/4 duty LCD).
 - 1/4, 1/3, 1/2 duties or static drive are programmably selectable.
 - With display memory.
- Dual clock operation
 - Single/Dual-clock mode (option)
- Five power saving operating modes
 - STOP mode: Oscillation stops. Battery/Capacitor back-up. Port output hold/High-impedance.
 - SLOW mode: Low power consumption operation using low-frequency clock (32.768 kHz).
 - IDLE1 mode: CPU stops, and peripherals operate using high-frequency clock. Release by interrupts.
 - IDLE2 mode: CPU stops, and peripherals operate using high and low frequency clock. Release by interrupts.
 - SLEEP mode: CPU stops, and peripherals operate using low-frequency clock. Release by interrupts.
- ♦ Wide operating voltage: 2.7 to 5.5 V at 4.19 MHz/32.768 kHz, 4.5 to 5.5 V at 8 MHz/32.768 kHz
- ◆Emulation Pod: BM87CM29U0A \

Pin Assignments (Top View)



TOSHIBA

Block Diagram



87CH29-4

Pin Function

Pin Name	Input/Output	Fi	unction
P17 to P14	I/O	8-bit programmable input/output ports (tri-state).	
P13 (DVO)	I/O (Output)	Each bit of these ports can be	Divider output
P12 (INT2)		individually configured as an input or an output under software control.	External interrupt input 2
P11 (INT1)	l/O (Input)	During reset, all bits are configured as inputs. When used as a divider	External interrupt input 1
P10 (INT0)		output, the latch must be set to "1".	External interrupt input 0
P22 (XTOUT)	l/O (Output)	3-bit input/output port with latch.	Resonator connecting pins (32.768 kHz). For inputting external clock, XTIN is used and
P21 (XTIN) P20 (INT5/STOP)	l/O (Input)	When used as an input port, the latch must be set to "1".	XTOUT is opened. External interrupt input 5 or STOP mode release signal input
P32 (PWM2/PDO2)		3-bit input/output port (high current output) with latch.	8-bit PWM2 output of 8-bit PDO2 output 8-bit PWM1 output or
P31 (PWM1/PDO1) P30 (PWM0/PDO0)	l/O (Output)	When used as an input port, a RWM output, or a PDO output, the latch must be set to "1".	8-bit PDO1 output 8-bit PWM0 output or 8-bit PDO0 output
P47 P46	I/O	8-bit input/output port with latch. Each bit of these ports can be individually configured as a sink open	
P45 (TC4) P44 (TC3)	l/O (Input)	drain or a push-pull output under software control During reset, all bits are configured as	Timer/Counter 4 input Timer/Counter 3 input
P43 (TxD)	l/O (Output)	sink open drain outputs.	UART data output
P42 (RxD) P41 (ECIN) P40 (ECNT)	l/O (Input)	When used as an input port, a timer/counter input, a PWM output, a PDO output, or a UART input/output, the latch must be set to "1".	UART data input Timer/Counter 1 inputs
P54 (AIN4) P53 (AIN3) P52 (AIN2) P51 (AIN1) P50 (AIN0)	I/O (Input)	5-bit programmble input/output ports (tri-state). Each bit of these ports can be individually configured as an input or an output under software control.	AD converter analog inputs
P67 (SEG16) to P60 (SEG23)	l/O (Output)	8-bit input/output port with latch. When used as an input port, the latch must be set to "1".	LCD Segment outputs. When used as a segment output, the P6 control register (P6CR) must be set to "1".
P77 (SEG8) to P70 (SEG15)	l/O (Output)	8-bit input/output port with latch. When used as an input port, the latch myst be set to "1".	LCD Segment outputs. When used as a segment output, the P7 control register (P7CR) must be set to "1".
SEG7 to SEG0 COM3 to COM0	Output	LCD Segment outputs LCD Common outputs	
XIN, XOUT	Input, Output	Resonator connecting pins for high-frec For inputting external clock, XIN is used Reset signal input or watchdog timer ou	and XOUT is opened.
тест	lasut	clock-reset output.	
TEST	Input	Test pin for out-going test. Be tied to lo	w.
VDD, VSS	Power Supply	+ 5 V, 0 V (GND)	
VAREF, VASS	Power Supply	Analog reference voltage inputs (High,	LOW)
VLC		LCD drive power supply	

Operational Description


1. CPU Core Functions

The CPU core consists of a CPU, a system clock controller, an interrupt controller, and a watchdog timer. This section provides a description of the CPU core, the program memory (ROM), the data memory (RAM), and the reset circuit.

1.1 Memory Address Map

The TLCS-870 Series is capable of addressing 64K bytes of memory. Figure 1-1 shows the memory address maps of the TMP87CH29/K29/M29.

In the TLCS-870 Series, the memory is organized 4 address spaces (ROM, RAM, SFR, and DBR). It uses a memory mapped I/O system, and all I/O registers are mapped in the SFR/DBR address spaces. There are 16 banks of general-purpose registers. The register banks are also assigned to the first 128 bytes of the RAM address space.



1.2 Program Memory (ROM)

The TMP87CH29 has a 16K \times 8-bit (addresses C000_H to FFFF_H), the TMP87CK29 has a 24K \times 8-bit (addresses A000_H to FFFF_H), and the TMP87CM29 has a 32K \times 8-bit (addresses 8000_H to FFFF_H) of program memory (mask programmed ROM).

Addresses $FF00_H$ to $FFFF_H$ in the program memory can also be used for special purposes.

(1) Interrupt/Reset vector table (addresses FFE0_H to FFF_H)

This table consists of a reset vector and 16 interrupt vectors (2 bytes/vector). These vectors store a reset start address and interrupt service routine entry addresses.

TOSHIBA

(2) Vector table for vector call instructions (addresses FFC0_H to FFDF_H)

This table stores call vectors (subroutine entry address, 2 bytes/vector) for the vector call instructions [CALLV n]. There are 16 vectors. The CALLV instruction increases memory efficiency when utilized for frequently used subroutine calls (called from 3 or more locations).

(3) Entry area (addresses FF00_H to FFFF_H) for page call instructions. This is the subroutine entry address area for the page call instructions [CALLP n]. Addresses FF00_H to FFBF_H are normally used because addresses FFC0_H to FFFF_H are used for the vector tables.

Programs and fixed data are stored in the program memory. The instruction to be executed next is read from the address indicated by the current contents of the program counter (PC). There are relative jump and absolute jump instructions. The concepts of page or bank boundaries are not used in the program memory concerning any jump instruction.

- Example : The relationship between the jump instructions and the PC.
- 1 5-bit PC-relative jump [JRS cc, \$ + 2 + d] E8C4H: JRS T, \$ + 2 + 08HWhen JF = 1, the jump is made to E8CE_H, which is 08_H added to the current contents of the PC. (The PC contains the address of the instruction being executed + 2; therefore, in this case, the PC contents are E8C4_H + 2 = E8C6_H.)
- 2 8-bit PC-relative jump [JR cc, \$+2+d]E8C4H : JR Z, \$+2+80HWhen ZF = 1, the jump is made to

E846_H, which is FF80_H (-128) added to the current contents of the PC.

③ 16-bit absolute jump [JP a] E8C4H : JP 0C235H

An unconditional jump is made to address $C235_{H}$. The absolute jump instruction can jump anywhere within the entire 64K-byte space.





Figure 1-2. Program Memory Map

In the TLCS-870 Series, the same instruction used to access the data memory (e.g. [LD A, (HL)]) is also used to read out fixed data (ROM data) stored in the program memory. The register-offset-PC-relative-addressing (PC + A) instructions can also be used, and the code conversion, table look-up and n-way multiple jump processing can easily be programmed.

Example 1: Loads the ROM contents at the address specified by the HL register pair contents into the accumulator (HL \geq 8000H for TMP87CM29)


 $LD \land A, (HL)$; $A \leftarrow ROM$



1.3 Program Counter (PC)

The program counter (PC) is a 16-bit register which indicates the program memory address where the instruction to be executed next is stored. After reset, the user defined reset vector stored in the vector table (addresses FFF_H and $FFFE_H$) is loaded into the PC; therefore, program execution is possible from any desired address. For example, when CO_H and 3E_H are stored at addresses $FFFF_H$ and $FFFE_H$, respectively, execution starts from address C03E_H after reset.

The TLCS-870 Series utilizes pipelined processing (instruction pre-fetch); therefore, the PC always indicates 2 addresses in advance. For example, while a 1-byte instruction stored at address C123_H is being executed, the PC contains C125_H.



1.4 Data Memory (RAM)

The TMP87CH29/K29/M29 have $1 \text{K} \times 8$ -bit (addresses 0040_{H} to $043F_{\text{H}}$) of data memory (static RAM). Figure 1-4 shows the data memory map.

Addresses 0000_{H} to $00FF_{H}$ are used as a direct addressing area to enhance instructions which utilize this addressing mode; therefore, addresses 0040_{H} to $00FF_{H}$ in the data memory can also be used for user flags or user counters.

Example 1: If bit 2 at data memory address 00C0H is "1", 00_H is writen to data memory at address 00E3_H; otherwise, FF_H is written to the data memory at address 00E3.

	TEST	(00C0 _H). 2	;	IF $(00C0_H)_2 = 0$ then jump
	JRS	T, SZERO		
	CLR	(00E3 _H)	;	(00E3 _H) ← 00 _H
	JRS	T, SNEXT		
SZERO:	LD	(00E3 _H), 0FFH	;	(00E3 _H) ← FF _H
SNEXT:				

Example 2: Incremonts the contents of data memory at address 00F5, and clears to 00 when $10_{\rm H}$ is exceeded

INC	(00F5 _H)	; (00F5 _H) ← (00F5 _H) + 1	$\langle $
AND	(00F5 _H), 0F _H	; (00F5 _H) Λ 0F _H	


General-purpose register banks (8 registers \times 16 banks) are also assigned to the 128 bytes of addresses 0040_H to 00BF_H. Access as data memory is still possible even when being used for registers. For example, when the contents of the data memory at address 0040_H is read out, the contents of the accumulator in bank 0 are also read out.

The stack can be located anywhere within the data memory except the register bank area. The stack depth is limited only by the free data memory size. For more details on the stack, see section "1.7 Stack and Stack Pointer".

With the *TLCS-870 series*, programs in data memory cannot be executed. If the program counter indicates a data memory address, an address-trap-reset is generated due to bus error. (Output from the RESET pin goes low.)

The data memory contents become unstable when the power supply is turned on; therefore, the data memory should be initialized by an initialization routine. Note that general-purpose registers are mapped in the RAM; therefore, do not clear RAM at the current bank address.

Example 1: Clears F	RAM to "0	0 _H " except the b	ank O	
	LD	HL, 0048H		ddress to HL register pair
	LD	А, Щ		data (00 _H) to A register
	LD	вс, озғян	; Sets numb	er of byte to BC register pair
SRAMCLR:	LD	(HL+), A		
	DEC	(BC))		\checkmark
	JRS	F, SRAMCLR	~	\checkmark
	((\sim		
		\bigcirc	$\langle \rangle$	
	$(\overline{\Omega})$			
	$(\vee /)$		$\langle \rangle$	
		· ~ (7	/ <	
			$\bigcirc)$	
\sim				
	>		>	
$\sim \sim$	~			
		\sim		
		$\langle \gamma \rangle$		
	\langle	1		
$\langle \langle \langle \rangle \rangle$				
	$ \land \lor $))		
$//$ \sim $>$	\sim			
	\rightarrow			
\checkmark	*			



1.5 General-purpose Register Banks

General-purpose registers are mapped into addresses $0040_H - 00BF_H$ in the data memory as shown in Figure 1-4. There are 16 register banks, and each bank contains eight 8-bit registers W, A, B, C, D, E, H, and L. Figure 1-5 shows the general-purpose register bank configuration.




Figure 1-5. General-purpose Register Banks

In addition to access in 8-bit units, the registers can also be accessed in 16-bit units as the register pairs WA, BC, DE, and HL. Besides its function as a general-purpose register, the register also has the following functions:

(1) **A, WA**

The A register functions as an 8-bit accumulator and the WA register pair functions as a 16-bit accumulator (W is high byte and A is low byte). Registers other than A can also be used as accumulators for 8-bit operations.

ADD

SŲB,


а, в WA, 1234H Adds B contents to A contents, and stores the result into A. Subtracts $1234_{\rm H}$ from WA contents, and stores the result into WA.

(2) HL, DE

The HL and DE can specify a memory address. The HL register pair functions as data pointer (HL)/index register (HL + d)/base register (HL + C), and the DE register pair functions as a data pointer (DE). The HL also has an auto-post-increment and an auto-pre-decrement functions. This function simplifies multiple digit data processing, software LIFO (last-in first-out) processing, etc.

specified by new HL into A.

The TLCS-870 Series can transfer data directly memory to memory, and operate directly between memory data and memory data. This facilitates the programming of block processing.




(3) **B**, **C**, **BC**

Registers B and C can be used in 8-bit buffers or counters, and the BC register pair can be used as a 16-bit buffer or counter.

The C register functions as an offset register for register index addressing (refer to example 1 3 above) and as a divisor register for the division instruction [DIV gg, C].


Example 1: Repeat processing

PINT1



The general-purpose register banks are selected by the 4-bit register bank selector (RBS). During reset, the RBS is initialized to "0". The bank selected by the RBS is called the current bank.

Together with the flags, the RBS is assigned to address 003F_H in the SFR as the program status word (PSW). There are 3 instructions [LD RBS, n], [PUSH PSW] and [POP PSW] to access the PSW. The PSW can be also operated by the memory access instruction.



Highly efficient programming and high-speed task switching are possible by using bank changeover to save registers during interrupt and to transfer parameters during subroutine processing.

During interrupt, the PSW is automatically saved onto the stack. The bank used before the interrupt was accepted is restored automatically by executing an interrupt return instruction [RETI]/[RETN]; therefore, there is no need for the RBS save/restore software processing. The TLCS-870 Series supports a maximum of 15 interrupt sources. One bank is assigned to the main task, and one bank can be assigned to each interrupt task. Also, to increase the efficiency of data memory usage, assign the same bank to interrupt sources which are not nested.

Example: Saving/restoring registers during interrupt task using bank changeover.

1.6 Program Status Word (PSW)

The program status word (PSW) consists of a register bank selector (RBS) and four flags. The PSW is assigned to address $003F_H$ in the SFR.

The RBS can be read and written using the memory access instruction (e.g. [LD A, (003FH)], [LD (003FH), A]), however the flags can only be read. When writing to the PSW, the change specified by the instruction is made without writing data to the flags. For example, when the instruction [LD (003FH), 05H] is executed, "5" is written to the RBS, and the JF is set to "1", but the other flags are not affected. [LD RBS, n], [PUSH PSW] and [POP PSW] are the PSW access instructions.

1.6.1 Register Bank Selector (RBS)

The register bank selector (RBS) is a 4-bit register used to select general-purpose register banks. For example, when RBS = 2, bank 2 is currently selected. During reset, the RBS is initialized to "0".





Figure 1-6. PSW (Flags, RB\$) Configuration

1.6.2 Flags

The flags are configured with the upper 4 bits: a zero flag, a carry flag, a half-carry flag and a jump status flag. The flags are set or cleared under conditions specified by the instruction. These flags except the half carry flag are used as jump condition "cc" for conditional jump instructions [JR cc, $\frac{1}{2} + d$]/[JRS cc, $\frac{1}{2} + d$]. After reset, the jump status flag is initialized to "1", other flags are not affected.



(1) Zero flag (ZF)

The ZF is set to "1" if operation result or transfer data is $00_{\rm H}$ (for 8-bit operations and data transfers)/ $0000_{\rm H}$ (for 16-bit operations); otherwise it is cleared to "0".

During the bit manipulation instruction [SET, CLR and CPL], it is also set to "1" if the contents of the specified bit is "0"; Otherwise it is cleared to "0". This flag is set to "1" when the upper 8 bits of the product are 00_H during the multiplication instruction [MUL], and when 00_H for the remainder during the division instruction [DIV]; otherwise it is cleared to "0".

(2) Carry flag (CF)

The CF is set to "1" when a carry out of the MSB (most significant bit) of the result occurred during addition or when a borrow into the MSB of the result occurred during subtraction; otherwise the CF is cleared to "0". During division, this flag is set to "1" when the divisor is 00_H (divided by zero error), or when the quotient is 100_H or higher (Quotient error); otherwise it is cleared. The CF is also affected during the shift/rotate instructions [SHLC, SHRC, ROLC and RORC]. The data shifted out from a register is set to the CF.

This flag is also a 1-bit register (a boolean accumulator) for the bit manipulation instructions. Set/clear/complement are possible with the CF manipulation instructions.

Example 1: Bit manipulation

LD CF, (0007H).5 ; (0001_H)₂ ← (0007_H)₅ → (009A_H)₀ XOR CF, (009AH).0 LD (0001H).2, CF Example 2: Arithmetic right shift

LD CF, A. 7 ; $A \leftarrow A \div 2$ RORC A

(3) Half carry flag (HF)

The HF is set to "1" when a carry occurred between bits 3 and 4 of the operation result during an 8bit addition [ADD and ADDC], or when a borrow occurred from bit 4 into bit 3 of the result during an 8-bit subtraction[SUB, SUBB, CMP and MCMP]; otherwise the HF is cleared to "0". This flag is useful in the decimal adjustment for BCD operations (adjustments using the [DAA r], or [DAS r] instructions).

Note that an undefined data is set to the HF during a 16-bit operation.

Example: BCD operation

(The a becomes 47_{H} after executing the following program when A = 19_{H} , B = 28_{H}) ADD A, B ; A $\leftarrow 41_{\text{H}}$, HF $\leftarrow 1$, CF = 0 DAA A ; A $\leftarrow 41_{\text{H}} + 06_{\text{H}} = 47_{\text{H}}$ (decimal-adjust)

(4) Jump status flag (JF)

Zero or carry information is set to the JF after operation (e.g. INC, ADD, CMP, TEST).

The JF provides the jump condition for conditional jump instructions [JRS T/F, +2+d], [JR T/F, +2+d] (T or F is a condition code). Jump is performed if the JF is "1" for a true condition (T), or the JF is "0" for a false condition (F).

The JF is normally set to "1" after executing the load/exchange/swap/nibble rotate/jump instruction, so that [JRS T, +2 + d] and [JR T, +2 + d] can be regarded as an unconditional jump instruction.

Example: The accumulator and flags become as shown below after executing the following instructions when the WA register pair, the HL register pair, data memory at address 00C5_H, the carry flag and the half carry flag contents being "219A_H", "00C5_H", "D7_H", "1" and "0", respectively.

Inst	truction	Acc. after execution	Flags	<u> </u>	execution CF HF		this	truction	Acc. after execution		after ZF		ution : HF
	A (111)		777			2							-
ADDC	A, (HL)	72 (($\langle \rangle$) 0			-INC	A	9B	0	0		0
SUBB	A, (HL)	<u> </u>	\square	0	1 0	\bigcap	ROLC	Ā	35	1	0	1	0
СМР	A, (HL)	94	_0	0	Q 0	X	RORC	А	CD	0	0	0	0
AND	A, (HL)	92	0	0	1 0	//	SET	A. 5	BA	1	1	1	0
LD	A, (HL)	DZ	1	Ó	40		ADD \	WA, 0F508H	16A2	1	0	1	0
ADD	A, 66H	00	1	1	\mathbf{h}		MUL \	W, A	13DA	0	0	1	0

1.7 Stack and Stack Pointer

1.7.1 Stack

The stack provides the area in which the return address or status, etc. are saved before a jump is performed to the processing routine during the execution of a subroutine call instruction or the acceptance of an interrupt. On a subroutine call instruction [CALL a]/[CALLP n]/[CALLV n], the contents of the PC (the return address) is saved; on an interrupt acceptance, the contents of the PC and the PSW are saved (the PSW is pushed first, followed by PC_H and PC_L). Therefore, a subroutine call occupies two bytes on the stack; an interrupt occupies three bytes.

When returning from the processing routine, executing a subroutine return instruction [RET] restores the contents of the PC from the stack; executing an interrupt return instruction [RETI]/[RETN] restores the contents to the PC and the PSW (the PC_L is popped first, followed by PC_H and PSW).

The stack can be located anywhere within the data memory space except the register bank area, therefore the stack depth is limited only by the free data memory size.

1.7.2 Stack Pointer (SP)

The stack pointer (SP) is a 16-bit register containing the address of the next free locations on the stack.

The SP is post-decremented when a subroutine call, a push, a software interrupt instruction is executed, or when an interrupt is accepted; and the SP is preincremented when a return or a pop instruction is executed. Figure 1-8 shows the stacking order.





Figure 1-7. Stack Pointer

The SP is not initialized hardware-wise but requires initialization by an initialize routine (sets the highest stack address). [LD SP, mn], [LD SP, gg] and [LD gg, SP] are the SP access instructions (mn; 16-bit immediate data, gg; register pair).



1.8 System Clock Controller

The system clock controller consists of a clock generator, a timing generator, and a stand-by controller.






Figure 1-9. System Clock Controller

1.8.1 Clock Generator

The clock generator generates the basic clock which provides the system clocks supplied to the CPU core and on-chip peripheral hardware. It contains two oscillation circuits: one for the high-frequency clock and one for the low-frequency clock. Power consumption can be reduced by switching of the system clock controller to low-power operation based on the low-frequency clock.


The high-frequency (fc) and low-frequency (fs) clocks can be easily obtained by connecting a resonator between the XIN/XOUT and XTIN/XTOUT pins, respectively. Clock input from an external oscillator is also possible. In this case, external clock is applied to the XIN/XTIN pin with the XOUT/XTOUT pin not connected. The TMP87CH29/K29/M29 are not provided an RC oscillation.





Note: Accurate adjustment of the oscillation frequency: Although no hardware to externally and directly monitor the basic clock pulse is not provided, the oscillation frequency can be adjusted by providing a program to output fixed frequency pulses to the port while disabling all interrupts and monitoring this pulse. With a system requiring adjustment of the oscillation frequency, the adjusting program must be created beforehand.


Example: To output the high-frequency oscillation frequency adjusting monitor pulse to P13 (DVO)



1.8.2 Timing Generator

The timing generator generates from the basic clock the various system clocks supplied to the CPU core and on-chip peripheral hardware. The timing generator provides the following functions:

- 1 Generation of main system clock
- ② Generation of divider output (DVO) pulses
- ③ Generation of source clocks for time base timer
- **④** Generation of source clocks for watchdog timer
- ⑤ Generation of internal source clocks for timer/counters (TC1, TC3 TC6)
- **©** Generation of warm-up clocks for releasing STOP mode
- ⑦ Generation of base clocks for LCD driver/controller



(1) Configuration of timing generator

Figure 1-11 Configuration of Timing Generator

The timing generator consists of a 21-stage divider with a divided-by-2 prescaler, and a main system clock generator and machine cycle counters. An input clock to the 7th stage of the divider depends on the operating mode and DV7CK (bit 4 in TBTCR) shown in Figure 1-11 as follows.


During reset and upon releasing STOP mode, the divider is cleared to "0", however, the prescaler is not cleared.

1) In the single-clock mode

A divided by -256 of high-frequency clock (fc/28) is input to the 7th stage of the divider.

- ② In the dual-clock mode
- During NORMAL2 or IDLE2 mode (SYSCK = 0), an input clock to the 7th stage of the divider can be selected either "fc/28" or "fs" with DV7CK. During SLOW or SLEEP mode (SYSCK = 1),
- "fs" is automatically input to the 7th stage. To input clock to the 1st stage is stopped; output from the 1st to 6th stages is also stopped.


твтск (0036 _H)	7 6 5 4 3 2 (DVOEN) (DVOCK) DV7CK (TBTEN)	<u>1</u> 0 (Initial value: 0**0 0***)	
(0030H)		D: fc/28 [Hz] 1: fs	Write only
	Note 2: Do not set DV7CK to "1" in t Note 3: Do not set DV7CK to "1" bet], fs: Low-frequency clock [Hz], *: Don't care he single-clock mode. fore low-frequency clock is stable in the dual-clock mode r and must not be used with any of read-modify-write in	



(2) Machine cycle

Instruction execution and on-chip peripheral hardware operation are synchronized with the main system clock. The minimum instruction execution unit is called a "machine cycle." There are a total of 10 different types of instructions for the TLCS-870 Series: ranging from 1-cycle instructions which require one machine cycle for execution to 10-cycle instructions which require 10 machine cycles for execution.

A machine cycle consists of 4 states (S0 - S3), and each state consists of one main system clock.



1.8.3 Stand-by Controller

The stand-by controller starts and stops the oscillation circuits for the high-frequency and low-frequency clocks, and switches the main system clock. There are two operating modes: single-clock and dual-clock. These modes are controlled by the system control registers (SYSCR1, SYSCR2).

Figure 1-14 shows the operating mode transition diagram and Figure 1-15 shows the system control registers.

Either the single-clock or the dual-clock mode can be selected by a mask option during reset.

(1) Single-clock mode

Only the oscillation circuit for the high-frequency clock is used, therefore P21 (XTIN) and P22 (XTOUT) pins are used as input/output ports. In the single-clock mode, the machine cycle time is 4/fc [s] (0.5 μ s at fc = 8 MHz).

① NORMAL1 mode

In this mode, both the CPU core and on-chip peripherals operate using the high-frequency clock. In the case where the single-clock mode has been selected as an option, the 87CH29/K29/M29 are placed in this mode after reset.

2 IDLE1 mode

In this mode, the internal oscillation circuit remains active. The CPU and the watchdog timer are halted; however, on-chip peripherals remain active (operate using the high-frequency clock). IDLE1 mode is started by setting IDLE bit in the system control register 2 (SYSCR2), and IDLE1 mode is released to NORMAL1 mode by an interrupt request from the on-chip peripherals or external interrupt inputs. When IMF (interrupt master enable flag) is "1" (interrupt enable), the execution will resume upon acceptance of the interrupt, and operation will return to normal after the interrupt service is completed. When IMF is "0" (interrupt disable), the execution will resume with the instruction which follows the IDLE mode start(instruction.)

③ STOP1 mode

In this mode, the internal oscillation circuit is turned off, causing all system operations to be halted. The internal status immediately prior to the halt is held with the lowest power consumption during this mode. The output status of all output ports can be set to either output hold or high-impedance under software control.

STOP1 mode is started by setting STOP bit in the system control register 1 (SYSCR1), and STOP1 mode is released by input (either level-sensitive or edge-sensitive can be programmably selected) to the STOP pin. After the warming-up period is completed, the execution resumes with the next instruction which follows the STOP mode start instruction.

(2) Dual-clock mode

Both the high-frequency and low-frequency oscillation circuits are used in this mode. Pins P21 (XTIN) and P22 (XTOUT) cannot be used as input/output ports. The main system clock is obtained from the high-frequency clock in NORMAL2 and IDLE2 modes, and is obtained from the low-frequency clock in SLOW and SLEEP modes. The machine cycle time is $4/fc [s] (0.5 \ \mu s \ at fc = 8 \ MHz)$ in NORMAL2/IDLE2 modes, and $4/fs [s] (122\ \mu s \ at fc = 32.768 \ Hz)$ in SLOW/SLEEP modes.

Note: The TMP87PM29 is placed in the single-clock mode during reset. To use the dual-clock mode, the low-frequency oscillator should be turned on by executing [SET (SYSCR2). XTEN] instruction.

① NORMAL2 mode

In this mode, the CPU core is operated using the high-frequency clock. The on-chip peripherals are operated using the high-frequency clock and/or low-frequency clock. In case that the dual-clock mode has been selected as an option, the TMP87CH29/K29/M29 are placed in this mode after reset.

② SLOW mode

This mode can be used to reduce power-consumption by turning off oscillation of the highfrequency clock. The CPU core and on-chip peripherals are operated using the lowfrequency clock.

Switching back and forth between NORMAL2 and SLOW modes is performed by the system control register 2.

③ IDLE2 mode

In this mode, the internal oscillation circuits remain active. The CPU and the watchdog timer are halted; however, on chip peripherals operate using the high-frequency clock and/or low-frequency clock. Starting and releasing of IDLE2 mode are the same as for IDLE1 mode, except that operation returns to NORMAL2 mode.

④ SLEEP mode

In this mode, the internal oscillation circuit of the low-frequency clock remains active. The CPU, the watchdog timer, and the internal oscillation circuit of the high-frequency clock are halted; however, on-chip peripherals operate using the low-frequency clock. Starting and releasing of SLEEP mode is the same as for IDLE1 mode, except that operation returns to SLOW mode.

STOP2 mode

As in STOP1 mode, all system operations are halted in this mode.

TOSHIBA




Figure 1-14. Operating Mode Transition Diagram

SYSCR1 (0038 _H)	7 6 STOP RELI		0(Initial value: 0000_00**)	
	STOP	STOP mode start	0: CPU core and peripherals remain active 1: CPU core and peripherals are halted (start STOP mode)	
	RELM	Release method for STOP mode	0: Edge-sensitive release 1: Level-sensitive release	
	RETM	Operating mode after STOP mode	0: Return to NORMAL mode	R/W
	OUTEN	Port output control during STOP mode	0: High-impedance 1: Remain unchanged	
	WUT	Warming-up time at releasing STOP mode	00: $3 \times 2^{19}/fc$ or $3 \times 2^{13}/fs$ [s] 01: $2^{19}/fc$ or $2^{13}/fs$ 1*: Reserved	
			ransiting from NORMAL1 mode to STOP1 mode and from NORMAL 2 set RETM to "1" when transiting from SLOW mode to STOP2 mode.	2
	R	ETM contents.	ith RESET pin input, a return is made to NORMAL mode regardless or	f the
	fs	:: High-frequency clock [Hz] :: Low-frequency clock [Hz] : Don't care		
			n as undefined data when a read instruction is executed.	
			by specifying OUTEN = "0", the internal input of port is fixed to "0"	and
		he interrupt of the falling edge		anu
System Co	ontrol Regist			
SYSCR2 (0039 _H)	7 6 XEN XTE		0(Initial value: 10/100 ****)	
	XEN	High-frequency oscillator	0: Turn off oscillation 1: Turn on oscillation	
	XEN XTEN			
		Control	1: Turn on oscillation 0: Turn off oscillation	
	XTEN	control Low-frequency oscillator control Main system clock select (write)/main system clock	1: Turn on oscillation 0: Turn off oscillation 1: Turn on oscillation 0: High-frequency clock	
	XTEN SYSCK IDLE Note 1: A Note 2: D Note 3: D Note 4: B Note 5: A Sa	control Low-frequency oscillator control Main system clock select (write)/main system clock monitor (read) IDLE mode start IDLE mode start to not clear XEN to "0" when S VDT: Watchdog timer, *: Don its 3 - 0 in SYSCR2 are always ro	1: Turn on oscillation 0: Turn off oscillation 1: Turn on oscillation 1: Turn on oscillation 0: High-frequency clock 1: Low-frequency clock 1: Low-frequency clock 1: CPU and watchdog timer remain active 1: CPU and watchdog timer are stopped (start IDLE mode) tput goes low) if both XEN and XTEN are cleared to "0". YSCK = 0, and do not clear XTEN to "0" when SYSCK = 1. 't care ead in as "1" when a read instruction is executed. selected for XTEN. Always specify when ordering ES (engineering	- R/W
	XTEN SYSCK IDLE Note 1: A Note 2: D Note 3: D Note 4: B Note 5: A Sa	control Low-frequency oscillator control Main system clock select (write)/main system clock monitor (read) IDLE mode start IDLE mode start IDLE mode start So not clear XEN to "0" when S VDT: Watchdog timer, *: Don' its 3 - 0 in SYSCR2 are always re an optional initial value can be ample).	1: Turn on oscillation 0: Turn off oscillation 1: Turn on oscillation 0: High-frequency clock 1: Low-frequency clock 0: CPU and watchdog timer remain active 1: CPU and watchdog timer are stopped (start IDLE mode) tput goes low) if both XEN and XTEN are cleared to "0". YSCK = 0, and do not clear XTEN to "0" when SYSCK = 1. 't care ead in as "1" when a read instruction is executed. selected for XTEN. Always specify when ordering ES (engineering Treset ORMAL1)	R/W

Figure 1-15. System Control Registers

1.8.4 Operating Mode Control

(1) **STOP** mode (STOP1, STOP2)

STOP mode is controlled by the system control register 1 (SYSCR1) and the STOP pin input. The STOP pin is also used both as a port P20 and an INT5 (external interrupt input 5) pin. STOP mode is started by setting STOP (bit 7 in SYSCR1) to "1". During STOP mode, the following status is maintained.

- ① Oscillations are turned off, and all internal operations are halted
- ② The data memory (except for DBR), registers and port output latches are all held in the status in effect before STOP mode was entered. The port output can be select either output hold or high-impedance by setting OUTEN (bit 4 in SYSCR1).
- ③ The divider of the timing generator is cleared to "0".
- The program counter holds the address of the instruction following the instruction which started STOP mode.

STOP mode includes a level-sensitive release mode and an edge-sensitive release mode, either of which can be selected with RELM (bit 6 in SYSCR1).

a. Level-sensitive release mode (RELM = 1)

In this mode, STOP mode is released by setting the STOP pin high. This mode is used for capacitor back-up when the main power supply is cut off and for long term battery back-up.

When the STOP pin input is high, executing an instruction which starts STOP mode will not place in STOP mode but instead will immediately start the release sequence (warm-up). Thus, to start STOP mode in the level-sensitive release mode, it is necessary for the program to first confirm that the STOP pin input is low. The following method can be used for confirmation:

Using an external interrupt input INT5 (INT5 is a falling edge-sensitive input).




Figure 1-16. Level-sensitive Release Mode

- Note 1: Even if the input of STOP pin is low level after starting warm-up operation, the STOP mode does not restart.
- Note 2: When changing to the level-sensitive mode from the edge-sensitive release mode, the release mode is not switched until a rising edge of the STOP pin input is detected.

b. Edge-sensitive release mode (RELM = 0)

In this mode, STOP mode is released by the rising edge of the STOP pin input. This is used in applications where a relatively short program is executed repeatedly at periodic intervals. This periodic signal (for example, a clock from a low-power consumption oscillator) is input to the STOP pin.

In the edge-sensitive release mode, the STOP mode is started even when the STOP pin input is "H" level.

Example: Starting STOP mode operation in the edge-senstive release mode.




Figure 1-17. Edge-sensitive Release Mode

STOP mode is released by the following sequence:

- ① When returning to NORMAL2, both the high-frequency and low-frequency clock oscillators are turned on when returning to SLOW mode, only the low-frequency clock oscillator is turned on. When returning to NORMAL1, only the high-frequency clock oscillator is turned on.
- ② A warming-up period is inserted to allow oscillation time to stabilize. During warm-up, all internal operations remain halted. Two different warming-up times can be selected with WUT (bits 2 and 3 in SYSCR1) as determined by the resonator characteristics.
- 3 When the warming-up time has elapsed, normal operation resumes with the instruction following the STOP mode start instruction (e.g. [SET (SYSCR1). 7]). The start is made after the divider of the timing generator is cleared to "0".

\sim								
	Return to NORMAL mode					Return to SLOW mode		
V	WUT	(at fc=4.194304 MHz	at fc = 8 MHz		WUT	at fs = 32.768 kHz	
	3 x 2 ¹⁹ /fc	[s]	375 [ms]	196.6 [ms]]	3 × 2 ¹³ /fs [s]	750 [ms]	
	2 ¹⁹ /fc		125	65.5		2 ¹³ /fs	250	


Table 1-1.	Warming-up Time (Example)
	warming up mile (Example)

Note: The warming-up time is obtained by dividing the basic clock by the divider: therefore, the warming-up time may include a certain amount of error if there is any fluctuation of the oscillation frequency when STOP mode is released. Thus, the warming-up time must be considered an approximate value. STOP mode can also be released by setting the RESET pin low, which immediately performs the normal reset operation.

In this case, even if the setting is to return to the SLOW mode, it starts from the NORMAL mode. (If the initial XTEN of TMP87CH29/K29/M29 are set to "1" by mask option, they start from the NORMAL2 mode. In case of TMP87PM29 starts from NORMAL1 mode.)

Note: When STOP mode is released with a low hold voltage, the following cautions must be observed.

The power supply voltage must be at the operating voltage level before releasing STOP mode. The RESET pin input must also be high, rising together with the power supply voltage. In this case, if an external time constant circuit has been connected, the RESET pin input voltage will increase at a slower rate than the power supply voltage. At this time, there is a danger that a reset may occur if input voltage level of the RESET pin drops below the non-inverting high-level input voltage (hysteresis input).



(2) **IDLE** mode (IDLE1, IDLE2, SLEEP)

IDLE mode is controlled by the system control register 2 (SYSCR2) and maskable interrupts. The following status is maintained during IDLE mode.

- ① Operation of the CPU and watchdog timer is halted. The peripheral hardware continues to operate.
- ② The data memory, CPU registers and port output latches are all held in the status in effect before IDLE mode was entered.
- ③ The program counter holds the address of the instruction following the instruction which started IDLE mode.

Example: Starting IDLE mode.

SET (SYSCR2).4

IDLE mode includes a normal release mode and an interrupt release mode. Selection is made with the interrupt master enable flag (IMF). Releasing the IDLE mode returns from IDLE1 to NORMAL1, from IDLE2 to NORMAL2, and from SLEEP to SLOW mode.

a. Normal release mode (IMF = "0") IDLE mode is released by any interrupt source enabled by the individual interrupt enable flag (EF) or an external interrupt 0 (INTO pin) request. Execution resumes with the instruction following the IDLE mode start instruction (e.g. [SET (SYSCR2).4]). The interrupt latch (IL) of the interrupt source for releasing the IDLE mode must be

cleared to "0" by load instruction.

b. Interrupt release mode (IMF = "1") IDLE mode is released and interrupt processing is started by any interrupt source enabled by the individual interrupt enable flag (EF) or an external interrupt 0 (INTO pin) request. After the interrupt is processed, execution resumes from the instruction following the instruction which started IDLE mode.

DLE mode can also be released by setting the $\overrightarrow{\text{RESET}}$ pin low, which immediately performs the reset operation.

After reset, the TMP87CH29/K29/M29 are placed in NORMAL mode.

The TMP87PM29 is placed in NORMAL1 mode after reset release.





Figure1-19. IDLE Mode

Note: When a watchdog timer interrupt is generated immediately before IDLE mode is started, the watchdog timer interrupt will be processed but IDLE mode will not be started.



(3) SLOW mode

SLOW mode is controlled by the system control register 2 (SYSCR2) and the timer/counter 1 (TC1).

a. Switching from NORMAL2 mode to SLOW mode

First, set SYSCK (bit 5 in SYSCR2) to switch the main system clock to the low-frequency clock from the high-frequency clock. Next, clear XEN (bit 7 in SYSCR2) to turn off high-frequency oscillation. When the low-frequency clock oscillation is unstable, wait until oscillation stabilizes before performing the above operations. The timer/counter1 (TC1) can conveniently be used to confirm that low-frequency clock oscillation has stabilized.

Note: The high frequency clock can be continued oscillation in order to return to NORMAL2 mode from SLOW mode quickly. Always turn off oscillation of high frequency clock when switching from SLOW mode to STOP mode.

Example 1:	Switching from NORMAL2 mode to SLOW mode.				
		SET	(SYSCR2) . 5	; sysck (1)	
				(switches the main system clock to the low-frequency clock)	
		CLR	(SYSCR2) . 7	$\frac{1}{7}$ XEN \leftarrow 0 (turns off high-frequency oscillation)	
			21		
Example 2:	Switching			-frequency clock oscillation has stabilized.	
		LD	(TC1CR) , 04H	; Sets TC1 mode (timer mode, source clock: fs)	
		LDW	(TREG1A), 8000H	; Sets warming-up time	
				(according to Xtal characteristics)	
		LD	(TREGTAN), OOH		
		SET	(EIRH).EF8	; Enables INTTC1	
		LD	(TC1CR), 44H	; Starts TC1	
		: (($\langle \rangle$	~ \\	
	PINTTC1:	LD	(TC1CR), 04H	; Stops IC1	
		SET	(SYSCR2). 5	SYSCK ←1	
		CLR	(SYSCR2) . 7	; XEN ~0	
/	//))	RETI			
<	WINTER:	DW	PINTTC1	+ INTTC1 vector table	
				×	
		>			
$\langle \rangle$					
	\searrow		\wedge		
		[\downarrow		
\wedge (())					
	/ ~	$(\frown$	\searrow		
		\mathcal{I}))		
	\sim	$\langle \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$			
	$\langle \rangle$	\searrow			
\searrow		\sim			


b. Switching from SLOW mode to NORMAL2 mode

First, set XEN (bit 7 in SYSCR2) to turn on the high-frequency oscillation. When time for stabilization (warm-up) has been taken by the timer/counter 1 (TC1), clear SYSCK (bit 5 in SYSCR2) to switch the main system clock to the high-frequency clock.

Note 1:	After the SYSCK is cleared to "0", the CPU core operate using low frequency clock
	when the main system clock is switching from low frequency/clock to high frequency
	clock.
Note 2:	SLOW mode can also be released by setting the RESET pin-low, which immediately
	performs the reset operation. After reset, the TMP87CH29/K29/M29 are placed in
	NORMAL2 mode. (The TMP87PM29 is placed in NORMAL1 mode)

Example: Switching from SLOW mode to NORMAL2 mode (fc = 8 MHz, warming-up time is 7.9 ms).

	SET	(SYSCR2) . 7	;	XEN \leftarrow 1 (turns on high-frequency oscillation)
	LD	(TC1CR), 00H	;	Sets the TC1 mode ()
				(Timer mode, source clock: fc)
	LDW	(TREG1A _L), 0F800H	;(Sets the warming up time
		((according to frequency and resonator characteristics).
	LD	(TREG1A _H), 00H		\rightarrow (\bigcirc)
	SET	(EIRH).EF8		Enables INTTC1
	LD	(TC1CR), 40H	5	Starts TC1
	:			
PINTTC1 :	LD	(TC1CR), 00H	>;	Stops/TC1
	CLR	(SYSCR2) 5	;	SYSCK ~Q
		(\bigcirc)		(switches the main system clock to the high-frequency clock)
	RETI			
	: ($\supset \swarrow$		\wedge
VINTTC1 :	DW ((PINTTC1	;	INTTC1 vector table
((n)	4	$ \subset $	
	$\lor \bigcirc$		_	
		´ ((/	//	$\langle \uparrow \rangle$
			\subseteq))
\sim				
	>		>	
~ ~				
		\bigwedge		
	$\langle \rangle$	7(
\wedge (())				
	$(\frown$	\sum		
	$\sum_{i=1}^{n}$))		
	$\langle \sim$	-) -)		
	$\langle \rangle$			
\searrow	\searrow			



1.9 Interrupt Controller

The TMP87CH29/K29/M29 each have a total of 13 interrupt sources: 4 externals and 9 internals. Nested interrupt control with priorities is also possible. Two of the internal sources are pseudo non-maskable interrupts; the remainder are all maskable interrupts.

Interrupt latches (IL) that hold the interrupt requests are provided for interrupt sources. Each interrupt vector is independent.

The interrupt latch is set to "1" when an interrupt request is generated and requests the CPU to accept the interrupt. The acceptance of maskable interrupts can be selectively enabled and disabled by the program using the interrupt master enable flag (IMF) and the individual interrupt enable flags (EF). When two or more interrupts are generated simultaneously, the interrupt is accepted in the highest priority order as determined by the hardware. Figure 1-22 shows the interrupt contoroller.

		Table 1-2. III	terrupt sources	\searrow		
	I	nterrupt Source	Enable Condition	Interrupt Latch	Vector Table Address	Priority
Internal/ External	(Reset)		Non-Maskable	_	FFFEH	High 0
Internal	INTSW	(Software Interrupt)	Pseudo	\Diamond	FFFCH	1
Internal	INTWDT	(Watchdog Timer Interrupt)	non-maskable	IL ₂	FEFAH	// 2
External	INT0	(External Interrupt 0)	IMF = 1, INTOEN = 1	IL ₃	FFF8 _H	3
	_	Reserved	$(HMF\cdotEF_4=1)$	ILA	FFF6 _H	4
External	INT1	(External Interrupt 1)	IMF · EF₅ = 1	115	FFF4 _H	5
Internal	INTTBT	(Time Base Timer Interrupt)	$HMF \cdot EF_6 = 1$		FFF2 _H	6
External	INT2	(External Interrupt 2)	$IMF \cdot EF_7 = 1$	(K.7)	FFF0 _H	7
Internal	INTTC1	(18-bit TC1 Interrupt)	$1MF \cdot EF_8 = 1$	IL ₈	FFEE _H	8
Internal	INTRX	(UART receive Interrupt)	$IMF \cdot EF_9 = 1$	IL9	FFEC _H	9
Internal	INTTX	(UART transmit Interrupt)	$IMF \cdot EF_{10} = 1$	//IL ₁₀	FFEA _H	10
Internal	INTTC3	(8-bit TC3 Interrupt)	$IMF \cdot EF_{11} = 1$	/ IL ₁₁	FFE8 _H	11
Internal	INTTC4	(8-bit TC4 Interrupt)	$IMF \cdot EF_{12} = 1$	IL ₁₂	FFE6 _H	12
Internal	INTTC5	(8-bit TC5 Interrupt)	$IMF \cdot EF_{13} = 1$	IL ₁₃	FFE4 _H	13
		Reserved		IL ₁₄	FFE2 _H	14
External	INT5	(External Interrupt 5)	$IMF \cdot EF_{\uparrow 5} = 1$	IL ₁₅	FFE0 _H	Low 15

Table	1-2.	Interrupt Sources	1
i ubic		in terrapt boarces	


(1) Interrupt Latches (IL 15-2)

Interrupt latches are provided for each source, except for software interrupt. The latch is set to "1" when an interrupt request is generated, and requests the CPU to accept the interrupt. The latch is cleared to "0" just after the interrupt is accepted. All interrupt latches are initialized to "0" during reset.

Interrupt latches are assigned to addresses $003C_H$ and $003D_H$ in the SFR. Each latch can be cleared to "0" individually by an instruction; however, the read-modify-write instructions such as bit manipulation or operation instructions cannot be used (Do not clear the IL₂ for a watchdog timer interrupt to "0"). Thus, interrupt requests can be cancelled and initialized by the program. Note that interrupt latches cannot be set to "1" by any instruction.

The contents of interrupt latches can be read out by an instruction. Therefore, testing interrupt requests by software is possible.

Example 1:	Clear interrupt	latches		
	LDW	(IL), 1110100000111111B	;	IL ₁₂ , IL ₁₀ - IL ₆ ← 0
Example 2:	Read interrupt	latches		
	LD	WA, (IL)	;	$W \leftarrow IL_H, \ A \leftarrow IL_L$
Example 3:	Tests an interru	upt latch		
	TEST	(IL). 7	;	if IL ₇ = 1 then jump
	JR	F, SSET		



87CH29-32

(2) Interrupt Enable Register (EIR)

The interrupt enable registers (EIR) enable and disable the acceptance of interrupts, except for the pseudo non-maskable interrupts (software and watchdog timer interrupts). Pseudo non-maskable interrupts are accepted regardless of the contents of the EIR; however, the same pseudo non-maskable interrupts cannot be used more than once at the same time. For example, the watchdog timer interrupt is not accepted during the software interrupt service.

The EIR consists of an interrupt master enable flag (IMF) and individual interrupt enable flags (EF). This registers are assigned to addresses $003A_H$ and $003B_H$ in the SFR, and can be read and written by an instruction (including read-modify-write instructions such as bit manipulation).

① Interrupt master enable flag (IMF)

The interrupt master enable flag (IMF) enables and disables the acceptance of all interrupts, except for pseudo non-maskable interrupts. Clearing this flag to "0" disables the acceptance of all maskable interrupts. Setting to "1" enables the acceptance of interrupts. When an interrupt is accepted, this flag is cleared to "0" to temporarily disable the acceptance of other maskable interrupts. After execution of the interrupt service program, this flag is set to "1" by the maskable interrupt return instruction [RETI) to again enable the

this flag is set to "1" by the maskable interrupt return instruction [RETI] to again enable the acceptance of interrupts. If an interrupt request has already been occured, interrupt processing starts immediately after execution of the [RETI] instruction.

Pseudo non-maskable interrupts are returned by the [RETN] instruction. In this case, the IMF is set to "1" only when pseudo non-maskable interrupt processing is started with interrupt acceptance enabled (IMF = 1). Note that the IMF remains "0" when cleared in the interrupt service program.

The IMF is assigned to bit 0 at address 003A_H in the SFR, and can be read and written by instruction. The IMF is normally set and cleared by the [EI] and [DI] instructions, and is initialized to "0" during reset.

Note: Do not set IMF to "1" during non-maskable interrupt service programs.

② Individual interrupt enable flags (EF₁₅ to EF₅)

These flags enable and disable the acceptance of individual maskable interrupts, except for external interrupt 0. Setting the corresponding bit of an individual interrupt enable flag to "1" enables acceptance of an interrupt, setting the bit to "0" disables acceptance.





Figure 1-23. Interrupt Latch (IL) Interrupt Enable Register (EIR)

1.9.1 Interrupt Sequence

An interrupt request is held until the interrupt is accepted or the interrupt latch is cleared to "0" by a reset or an instruction. Interrupt acceptance sequence requires 8 machine cycles (4 μ s at fc = 8 MHz in NORMAL mode) after the completion of the current instruction execution. The interrupt service task terminates upon execution of the interrupt return instruction [RETI] (for maskable interrupts) or [RETN] (for pseudo non-maskable interrupts).

- (1) Interrupt acceptance processing
 - ① The interrupt master enable flag (IMF) is cleared to "0" to temporarily disable the acceptance of any following maskable interrupts. When a non-maskable interrupt is accepted, the acceptance of any following interrupts is temporarily disabled.
 - 2 The interrupt latch (IL) for the interrupt source accepted is cleared to "0".
 - ③ The contents of the program counter (return address) and the program status word are saved (pushed) on the stack. The contents of Stack Pointer is clecreased by 3.
 - The entry address of the interrupt service program is read from the vector table address for the interrupt source and load to the program counter.




⑤ The instruction stored at the entry address of the interrupt service program is executed.

Note 2: The maximum response time from when an IL is set until an interrupt acceptance processing starts is 38/fc or 38/fs/[s].

Figure 1-24. Timing Chart of Interrupt Acceptance and Interrupt Return Instruction


Example: Correspondence between vector addresses for INTTBT response processing and the entry address of the interrupt service program.




A maskable interrupt is not accepted until the IMF is set to "1" even if a maskable interrupt of higher priority than that of the current interrupt being serviced.

When nested interrupt service is necessary, the IMF is set to "1" in the interrupt service program. In this case, acceptable interrupt sources are selectively enabled by the EF. However, an acceptance of external interrupt 0 cannot be disabled by the EF; therefore, if disablement is necessary, either the external interrupt function of the INTO pin must be disabled with INTOEN in the external interrupt control register or interrupt processing must be avoided by the program.

When INTOEN = 0, the interrupt latch IL3 is not set, therefore, the falling edge of the \overline{INTO} pin input cannot be detected.



 ② General-purpose register save/restore using push/pop instructions: To save only a specific register, and when the same interrupt source occurs more than once, the general-purpose registers can be saved/restored using push/pop instructions.



Interrupt requests are sampled during the final cycle of the instruction being executed. Thus, the next interrupt can be accepted immediately after the interrupt return instruction is executed.

Note: If the interrupt processing time is longer than the time required to generate the interrupt request, only the interrupt service program may be executed but not the main task.

1.9.2 Software Interrupt (INTSW)

Executing the [SWI] instruction generates a software interrupt and immediately starts interrupt processing (INTSW is highest prioritized interrupt). However, if processing of a non-maskable interrupt is already underway, executing the SWI instruction will not generate a software interrupt but will result in the same operation as the [NOP] instruction. Thus, the [SWI] instruction behaves like the [NOP] instruction.

Note: Software interrupt generates during non-maskable interrupt processing to use SWI instruction for software break in the development tool.

Use the [SWI] instruction only for detection of the address errors or for debugging.

① Address Error Detection

 FF_H is read if for some cause such as noise the CPU attempts to fetch an instruction from a non-existent memory address. Code FF_H is the SWI instruction, so a software interrupt is generated and an address error is detected. The address error detection range can be further expanded by writing FF_H to unused areas of the program memory. Address-trap reset is generated for instruction fetch from a part of RAM area (addresses 0040_H to 043F_H) or SFR area (0000_H to 003F_H).

Note: The fetch data from addresses $7F80_{H}$ to $7FFF_{H}$ (test ROM area) is not "FF_H".

2 Debugging

Debugging efficiency can be increased by placing the SWI instruction at the software break point setting address.

1.9.3 External Interrupts

The TMP87CH29/K29/M29 each have four external interrupt inputs (INTO, INT1, INT2, and INT5). Two of these are equipped with digital noise rejection circuits (pulse inputs of less than a certain time are eliminated as noise).

Edge selection is also possible with INT1 and INT2. The INT0/P10 pin can be configured as either an external interrupt input pin or an input/output port, and is configured as an input port during reset. Edge selection, noise rejection control and INT0/P10 pin function selection are performed by the external interrupt control register (EINTCR). When INT0EN = 0, the IL₃ will not be set even if the falling edge of INT0 pin input is detected.

	Source	Pin	Secondary function pin	Enable conditions	Edge	Digital noise reject
	INTO	INTO	P10	IMF = 1, INT0EN = 1	Falling edge	— (hysteresis input)
\checkmark			P14	IMF · EF ₅ = 1	Falling edge or Rising edge	Pulses of less than 15/fc or 63/fc [s] are eliminated as noise. Pulses equal to or more than 48/fc [s] or 192/fc [s] are regarded as signals.
	INT2	INT2	P12	IMF · EF ₇ = 1		Pulses of less than 7/fc [s] are eliminated as noise. Pulses equal to or more than 24/fc [s] are regarded as signals.
	INT5	INT5	P20/STOP	$IMF \cdot EF_{15} = 1$	Falling edge	— (hysteresis input)

	7.	
Table 1-3.	External	Interrupts
1001610	External	in terrapts

TOSHIBA

INT0/IN	T5 input			t _{INTL} , t _{INTH} > tcyc (Note: tcyc = 4/fm [s])
		< t _{INTL} ≻	≺ t _{INTH}	\sim
Note 3:	If a noiseless sign	al is input to the	external interrupt p	in in the NORMAL1/2 or IDLE1/2 mode, the maximum
	time from the edg	ge of input signal u	until the IL is set is as = 1), 193/fc [s] (INT1N	follows :
	② INT2 pin	25/fc [s]		
Note 4:	In INTOEN = 0, eve	en if the falling ed	ge of INT0 pin input i	s detected, interrupt latch IL3 is not set.
Note 5:	When high-impe	dance is specified	d for port output in	stop mode, port input is forcibly fixed to low level
	internally. Thus,	interrupt latches	of external interrup	t inputs except INT5 (P20/STOP) which are also used as
	-			for port output in stop mode, first disable interrupt
				op mode, clear interrupt latches using load instruction,
	then, enable inter			
		apt of the the	_	
Fxample	e: Activating stop n	node	\mathcal{A}	
	(SYSCR1),0100000		(specifies high-imped	lance)
DI	(313611),0100000		isables interrupt servi	
	(SYSCR1).STOP		activates stop mode)	
	. ,			
	v (IL),1111111110101		0 (clears interrupt lat	
		; IMF←1 (er	nables interrupt servi	ce)
EI				

IN	NT1NC	Noise reject time select	0: Pulses of less than 63/fc [s] are eliminated as noise 1: Pulses of less than 15/fc [s] are eliminated as noise	
И	NTOEN <	P10/INTO pin configuration	0: P10 input/output port 1: INT0 pin (Set port P10 to input mode)	Write
	NT2ES	INT2 and INT1 edge select	0: Rising edge 1: Falling edge	only

Note 4: In order to change of external interrupt input by rewriting the contents of INT2ES, during NORMAL1/2 mode, clear interrupt latches of external interrupt inputs (INT2) after 8 machine cycles from the time of rewriting. During SLOW mode, 3 machine cycles are required.

Note 5: If changing the contents of INT1ES during NORMAL1/2 mode, interrupt latch of external interrupt input INT1 must be cleared after 14 machine cycles (when INT1NC = 1) or 50 machine cycles (when INT1NC = 0) from the time of changing. During SLOW mode, 3 machine cycles are required.


Figure 1-26. External Interrupt Control Register

1.10 Watchdog Timer (WDT)

The watchdog timer rapidly detects the CPU malfunction such as endless looping caused by noise or the like, and returns the CPU to the normal state.

The watchdog timer signal for detecting malfunction can be selected either as a reset output or a nonmaskable interrupt request. However, selection is possible only once after reset. At first, the reset output is selected.

When the watchdog timer is not being used for malfunction detection, it can be used as a timer to generate an interrupt at fixed intervals.



1.10.1 Watchdog Timer Configuration

1.10.2 Watchdog Timer Control

Figure 1-28 shows the watchdog timer control registers (WDTCR1, WDTCR2). The watchdog timer is automatically enabled after reset.

(1) Malfunction detection methods using the watchdog timer The CPU malfunction is detected as follows:

- ① Setting the detection time, selecting output, and clearing the binary counter.
- ² Repeatedly clearing the binary counter within the setting detection time.

If a CPU malfunction occures for any cause, the watchdog timer output will become active on the rise of an overflow from the binary counters unless the binary counters are cleared. At this time, if WDTOUT = "1" a reset is generated, which drives the RESET pin low to reset the internal hardware and the external circuit. If WDTOUT = "0", a watchdog timer interrupt (INTWDT) is generated. The watchdog timer temporarily stops counting in STOP mode (including warm-up) or IDLE mode, and automatically restarts (continues counting) when STOP/IDLE mode is released.

WDTCR1	7 6	5	4 3 2	1 0			
(0034 _H)			WDT W	/DTT WDT OUT	(Initial value	: **** 1001)	
	WDTEN	Watchdog enable/disa		0: Disable (I 1: Enable	t is necessary to write th	e disable code to WDTCR2) >
	WDTT	Watchdog detection t		00: 2 ²⁵ /fc or 01: 2 ²³ /fc or 10: 2 ²¹ /fc or 11: 2 ¹⁹ /fc or	2 ¹⁵ /fs 2 ¹³ /fs		Write only
	WDTOUT	Watchdog output sele		0: Interrupt 1: Reset out			
	Note 2: fc fs	:: High-freq	uency clock [Hz] Jency clock [Hz]	by program afte	er clearing WDTOU	(to-"0")."	
	Note 3: W in Note 4: Di W	/DTCR1 is a v ostructions. isable the w /hen the cou	write-only registe atchdog timer or	clear the count st before switch	er just before switch	the read-modify-writh hing to STOP mode: clear the counter aga	
Watchdog ⁻	Timer Contro	-		20	\searrow	(\bigcirc)	
WDTCR2 (0035 _Н)	76	5	4 3 2	1 0) (Initial value	: **** ****)	
	WDTCR2	Watchdog code write	timer control	Cle B1 _H : Wa	cchdog tim er b inary ar code) cchdog timer disabl		Write
	Note 1. T			others: Inva))	
	Note 2: *: Note 3: Si in re Note 4: To	he disable co c Don't care ince WDTCR instructions su ead/write to o clear binar	ode is invalid unle 2 is a write-ohly r uch as SET or CLR this register. y counter doesn't	others: Inva ess written wher egister, read-mo and arithmetic t initialize the so	lid WDTEN = 0. odify-write instructions such as wree clock, therefo) ions (e.g., bit manipu AND or OR) cannot b re, it is recommended	lating e used for
	Note 2: *: Note 3: Si in re Note 4: To	he disable co : Don't care ince WDTCR instructions su ead/write to o clear binar inary counte	ode is invalid unle 2 is a write-only r uch as SET or CLR this register. y counter doesn't r within 3/4 of th	others: Inva ess written wher egister, read-me and arithmetic t initialize the so e detection per	lid WDTEN = 0. odify-write instructions such as wree clock, therefo	AND or OR) cannot b	lating e used for
	Note 2: *: Note 3: Si in re Note 4: To	he disable co : Don't care ince WDTCR instructions su ead/write to o clear binar inary counte	ode is invalid unle 2 is a write-only r uch as SET or CLR this register. y counter doesn't rwithin 3/4 of th igure 1-28. W	others: Inva ess written wher egister, read-me and arithmetic t initialize the so e detection per fatchdog Tim	lid WDTEN = 0. Ddify-write instruction Instructions such as wree clock, therefo od.	AND or OR) cannot b re, it is recommended ters	lating e used for
	Note 2: *: Note 3: Si in re Note 4: To	he disable co Don't care ince WDTCR sstructions su ad/write to o clear binar inary counte	ode is invalid unle 2 is a write-only r uch as SET or CLR this register. y counter doesn't rwithin 3/4 of th igure 1-28. W	others: Inva egister, read-me and arithmetic t initialize the so e detection per fatchdog Tim fatchdog Tim	lid WDTEN = 0. Ddify-write instruction nstructions such as . Wree clock, therefo od. er Control Regis er Detection Tin	AND or OR) cannot b re, it is recommended ters	lating e used for
	Note 2: *: Note 3: Si in re Note 4: To bi	he disable co Don't care ince WDTCR sstructions su ad/write to o clear binar inary counte	ode is invalid unle 2 is a write-only r uch as SET or CLR this register. y counter doesn't within 3/4 of th igure 1-28. W Table 1-4. W	others: Inva egister, read-me and arithmetic t initialize the so e detection per fatchdog Tim fatchdog Tim	lid WDTEN = 0. Ddify-write instruction nstructions such as . Wree clock, therefo od. er Control Regis er Detection Tin	AND or OR) cannot b re, it is recommended ters ne	lating e used for
	Note 2: *: Note 3: Si in re Note 4: To bi	he disable co Don't care ince WDTCRA instructions su ead/write to o clear binar inary counte Fi	ode is invalid unle 2 is a write-only r uch as SET or CLR this register. y counter doesn't rwithin 3/4 of th igure 1-28. W Table 1-4. W Operating mode	others: Inva ess written wher egister, read-me and arithmetic i t initialize the so e detection per fatchdog Tim	lid WDTEN = 0. odify write instructions structions such as wree clock, therefo od. er Control Regis er Detection Tin Detect	AND or OR) cannot b re, it is recommended ters ne ion time	lating e used for
	Note 2: *: Note 3: Si in re Note 4: To bi	he disable co Don't care ince WDTCR sstructions su ad/write to o clear binar inary counte Fi	ode is invalid unle 2 is a write-only r uch as SET or CLR this register. y counter doesn't r within 3/4 of th igure 1-28. W Table 1-4. W Operating mode NORMAL2	others: Inva egister, read-mo and arithmetic t initialize the so e detection per latchdog Tim latchdog Tim SLOW	lid WDTEN = 0. Ddify-write instruction nstructions such as a urce clock, therefo od. er Control Regis er Detection Tin Detect At fc = 8 MHz	AND or OR) cannot b re, it is recommended ters ne ion time At fs = 32.768 kHz	lating e used for
	Note 2: *: Note 3: Si in re Note 4: To bi	he disable co Don't care ince WDTCR structions su ad/write to o clear binar inary counte Fi ORMAL1 2 ²⁵ /fc [s] ²³ /fc	ode is invalid unle 2 is a write-only r uch as SET or CLR this register. y counter doesn't r within 3/4 of th igure 1-28. W Table 1-4. W Operating mode NORMAL2 2 ²⁵ /fc, 2 ¹⁵ /fs 2 ²³ /fc, 2 ¹⁵ /fs 2 ²¹ /fc, 2 ¹³ /fs	others: Inva ess written wher egister, read-me and arithmetic i t initialize the so e detection per fatchdog Tim /atchdog Tim SLOW 2 ¹⁷ /fs	hid WDTEN = 0. odify write instructions structions such as wree clock, therefore od. er Control Regis er Detection Tin Detect At fc = 8 MHz 4.194 s	AND or OR) cannot b re, it is recommended ters ne ion time At fs = 32.768 kHz 4 s	lating e used for
	Note 2: *: Note 3: Si in re Note 4: To bi	he disable co con't care ince WDTCR structions su ad/write to o clear binar inary counte Fi ORMAL1 2 ²⁵ /fc [s]	ode is invalid unle 2 is a write-only r uch as SET or CLR this register. y counter doesn't r within 3/4 of th igure 1-28. W Table 1-4. W Derating mode NORMAL2 2 ²⁵ /fc, 2 ¹⁵ /fs	others: Inva ess written wher egister, read-me and arithmetic i t initialize the so e detection per fatchdog Tim /atchdog Tim SLOW 2 ¹⁷ /fs	hid WDTEN = 0. Dodify-write instructions furce clock, therefo od. er Control Regis er Detection Tin Detect At fc = 8 MHz 4.194 s 1.048 s	AND or OR) cannot b re, it is recommended ters ne ion time At fs = 32.768 kHz 4 s 1 s	lating e used for
Exampl	Note 2: *: Note 3: Si in re Note 4: To bi	he disable cc Don't care ince WDTCR sstructions su ad/write to o clear binar inary counte Fi ORMAL1 2 ²⁵ /fc [s] ²³ /fc ²¹ /fc	ode is invalid unle 2 is a write-only r uch as SET or CLR this register. y counter doesn't r within 3/4 of th igure 1-28. W Table 1-4. W Operating mode NORMAL2 2 ²⁵ /fc, 2 ¹⁵ /fs 2 ²¹ /fc, 2 ¹⁵ /fs 2 ¹⁰ /fc, 2 ¹¹ /fs	others: Inva egister, read-me and arithmetic i t initialize the so e detection per /atchdog Tim /atchdog Tim /atchdog Tim SLOW 2 ¹⁷ /fs 2 ¹⁵ /fs —	hiid WDTEN = 0. polify-write instructions instructions such as a purce clock, therefore od. er Control Regis er Detection Tim Detect At fc = 8 MHz 4.194 s 1.048 s 262.1 ms 65.5 ms	AND or OR) cannot b re, it is recommended ters ne ion time At fs = 32.768 kHz 4 s 1 s 250 ms	lating e used for d to clear
Exampl	Note 2: *: Note 3: Si in re Note 4: To bi	he disable cc Don't care ince WDTCR sstructions su ad/write to o clear binar inary counte Fi ORMAL1 2 ²⁵ /fc [s] ²³ /fc ²¹ /fc	ode is invalid unle 2 is a write-only ruch as SET or CLR this register. y counter doesn't rwithin 3/4 of th igure 1-28. W Table 1-4. W Deerating mode NORMAL2 2 ²⁵ /fc, 2 ¹² /fs 2 ²³ /fc, 2 ¹³ /fs 2 ¹⁹ /fc, 2 ¹³ /fs 0g timer detect	others: Inva ess written wher egister, read-me and arithmetic t initialize the so e detection per /atchdog Tim /atchdog Tim /atchdog Tim 2 ¹⁷ /fs 2 ¹⁵ /fs — — ction time to DTCR2), 4EH	hid WDTEN = 0. odify write instructions such as a write clock, therefore od. er Control Regis er Detection Tim Detect At fc = 8 MHz 4.194 s 1.048 s 262.1 ms 65.5 ms 221/fc [s] and res ; Clears the b	AND or OR) cannot b re, it is recommended ters ne ion time At fs = 32.768 kHz 4 s 1 s 250 ms 62.5 ms ets the CPU malfu inary counters	lating e used for d to clear
Exampl	Note 2: *: Note 3: Si in re Note 4: To bi	he disable cc Don't care ince WDTCR sstructions su ad/write to o clear binar inary counte Fi ORMAL1 2 ²⁵ /fc [s] ²³ /fc ²¹ /fc	ode is invalid unle 2 is a write-only ruch as SET or CLR this register. y counter doesn't rwithin 3/4 of th igure 1-28. W Table 1-4. W Dperating mode NORMAL2 2 ²⁵ /fc, 2 ¹² /fs 2 ²³ /fc, 2 ¹³ /fs 2 ²¹ /fc, 2 ¹³ /fs 2 ¹⁹ /fc, 2 ¹³ /fs 0g timer detect LD (WD LD (WD	others: Inva egister, read-me and arithmetic i t initialize the so e detection per Atchdog Tim /atchdog Tim /atchdog Tim /sLOW 2 ¹⁷ /fs 2 ¹⁵ /fs — — ction time to DTCR2), 4EH	Id WDTEN = 0. Ddify-write instructions such as a purce clock, therefore od. er Control Regis er Detection Tim Detect At fc = 8 MHz 4.194 s 1.048 s 262.1 ms 65.5 ms 221/fc [s] and ress ; Clears the b D1B ; WDTT ← 10	AND or OR) cannot b re, it is recommended ters ne ion time At fs = 32.768 kHz 4 s 1 s 250 ms 62.5 ms ets the CPU malfu inary counters 0, WDTOUT \leftarrow 1	lating e used for d to clear
Exampl	Note 2: *: Note 3: Si in re Note 4: To bi Vote 4: To bi 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	he disable cc Don't care ince WDTCR sstructions su ad/write to o clear binar inary counte Fi ORMAL1 2 ²⁵ /fc [s] ²³ /fc ²¹ /fc	ode is invalid unle 2 is a write-only ruch as SET or CLR this register. y counter doesn't rwithin 3/4 of th igure 1-28. W Table 1-4. W Dperating mode NORMAL2 2 ²⁵ /fc, 2 ¹² /fs 2 ²³ /fc, 2 ¹³ /fs 2 ²¹ /fc, 2 ¹³ /fs 2 ¹⁹ /fc, 2 ¹³ /fs 0g timer detect LD (WD LD (WD	others: Inva ess written wher egister, read-me and arithmetic t initialize the so e detection per /atchdog Tim /atchdog Tim /atchdog Tim 2 ¹⁷ /fs 2 ¹⁵ /fs — — ction time to DTCR2), 4EH	Id WDTEN = 0. Dodify-write instructions instructions such as a purce clock, therefore od. er Control Regis er Detection Tin Detect At fc = 8 MHz 4.194 s 1.048 s 262.1 ms 65.5 ms 221/fc [s] and ress ; Clears the b D1B ; WDTT ← 10 ; Clears the b	AND or OR) cannot b re, it is recommended ters ne ion time At fs = 32.768 kHz 4 s 1 s 250 ms 62.5 ms ets the CPU malfu inary counters	lating e used for d to clear

(2) Watchdog timer enable

The watchdog timer is enabled by setting WDTEN (bit 3 in WDTCR1) to "1". WDTEN is initialized to "1" during reset, so the watchdog timer operates immediately after reset is released.

Example: Enables watchdog timer

(WDTCR1), 00001000B ; WDTEN ← 1 LD

(3) Watchdog timer disable

The watchdog timer is disabled by writing the disable code (B1_H) to WDTCR2 after clearing WDTEN (bit 3 in WDTCR1) to "0". The watchdog timer is not disabled if this procedure is reversed and the disable code is written to WDTCR2 before WDTEN is cleared to "0". The watchdog timer is halted temporarily in STOP mode (including warm-up) and IDLE mode, and restarts automatically after STOP or IDLE mode is released.

During disabling the watchdog timer, the binary counters are cleared to "0".

Example: Disables watchdog timer

LDW (WDTCR1), 0B101H ; WDTEN $\leftarrow 0$, WDTCR2 \leftarrow disable code

1.10.3 Watchdog Timer Interrupt (INTWDT)

This is a pseudo non-maskable interrupt which can be accepted regardless of the contents of the EIR. If a watchdog timer interrupt or software interrupt is already accepted, however, the new watchdog timer interrupt waits until the previous processing is completed (the end of the [RETN] instruction execution). The stack pointer (SP) should be initialized before using the watchdog timer output as an interrupt source with WDTOUT.

Example: LD SP, 023FH ; Sets the stack pointer (WDTCR1), 00001000B ; WDTQUT ← 0 LD

1.10.4 Watchdog Timer Reset

If the watchdog timer output becomes active, a reset is generated, which drives the RESET pin (sink open drain output) low to reset the internal hardware. The reset output time is 12/fc[s] (1.5 μ s at fc = 8 MHz).

Note: The high-frequency clock oscillator also turns on when a watchdog timer reset is generated in SLOW mode so reset time is 8/fc to 24/fc [s]. When there is distortion on oscillation frequency at a start of high-frequency clock oscillation, the reset time includes measuring errors. It is recommended to be designated as an approximate value.




Figure 1-29. Watchdog Timer Interrupt/Reset

Reset Circuit 1.11

The TMP87CH29/K29/M29 each have four types of reset generation procedures: an external reset input, an address-trap- reset, a watchdog timer reset and a system-clock-reset. Table 1-5 shows on-chip hardware initialization by reset action. The internal source reset circuit (watchdog timer reset, address trap reset, and system clock reset) is not initialized when power is turned on. Thus, output from the **RESET** pin may go low 12/fc [s] (1.5 μ s at 8 MHz), when power is turn on.

		5		
On-chip hardware		Initial value	On-chip hardware	Initial value
Program counter	(PC)	(FFFF _H) · (FFFE _H)	Divider of timing generator) P O
Register bank selector	(RBS)	0		9
Jump status flag	(JF)	1	Watchdog timer	Enable
Interrupt master enable flag	(IMF)	0	Output latches of I/O ports	Refer to I/O port circuitry
Interrupt individual enable flag	gs (EF)	0		Refer to each of
Interrupt latches	(IL)	0	Control registers	control register

Table 1-5. Initializing Internal Status by Reset Action

1.11.1 External Reset Input

When the **RESET** pin is held at low for at least 3-machine cycles (12/fc [s]) with the power supply voltage within the operating voltage range and oscillation stable, a reset is applied and the internal state is initialized.

When the RESET pin input goes high, the reset operation is released and the program execution starts at the vector address stored at addresses $FFFE_H$ and $FFFF_H$.

The RESET pin contains a Schmitt trigger (hysteresis) with an internal pull-up resistor. A simple power-on-reset can be applied by connecting an external capacitor and a diode.





Figure 1-30. Simple Power-on-Reset Circuit

1.11.2 Address-Trap-Reset

An address-trap-reset is one of fail-safe function that detects CPU malfunction such as endless looping caused by noise or the like, and returns the CPU to the normal state. If the CPU attempts to fetch an instruction from a part of RAM or SERs, an internal reset (called address-trap-reset) will be generated. Then, the RESET pin output will go low. The reset time is 12/fc [s] (1.5 μ s at 8 MHz).



1.11.3 Watchdog Timer Reset

Refer to "1.10 Watchdog Timer".

1.11.4 System-Clock-Reset

Clearing both XEN and XTEN (bits 7 and 6 in SYSCR2) to "0" stops high-frequency and low-frequency oscillation, and causes the MCU to deadlock. This can be prevented by automatically generating a reset signal whenever XEN = XTEN = 0 is detected to continue the oscillation. Then, the RESET pin output goes low from high-impedance. The reset time is 12/fc [s] (1.5 μ s at 8 MHz).

2. Peripheral Hardware Functions

2.1 Special Function Registers (SFR) and Data Buffer Registers (DBR)

The TLCS-870 Series uses the memory mapped I/O system, and all peripherals control and data transfers are performed through the special function registers (SFR) and data buffer registers (DBR). The SFR are mapped to addresses $0000_{\rm H}$ to $003F_{\rm H}$ and the DBR to addresses $0F80_{\rm H}$ to $0FFF_{\rm H}$. Figure 2-1 shows the TMP87CH29/K29/M29 SFRs and DBRs.




Figure 2-1. SFR and DBR

 \wedge

2.2 I/O Ports

The TMP87CH29/K29/M29 each have seven parallel input/output ports (43pins) each as follows:

	Primary Function	Secondary Functions
Port P1	8-bit I/O port	External interrupt input, and divider output.
Port P2	3-bit I/O port	Low-frequency resonator connection, external interrupt input, STOP mode release signal input.
Port P3	3-bit I/O port	Timer/counter output.
Port P4	8-bit I/O port	UART input and output, timer/counter input.
Port P5	5-bit I/O port	Analog input.
Port P6	8-bit I/O port	Segment output.
Port P7	8-bit I/O port	Segment output.

All output ports have latches, so output data are held by latching. All input ports have no latch, so the external input data should either be held externally until read or reading should be performed several times before processing. Figure 2-2 shows input/output timing examples.

External data is read from an I/O port in the S1 state of read cycle during execution of the read instruction. This timing can not be recognized from outside, so that the transient input such as chattering must be processed by the program.

Data output is changed in the S2 state of write cycle during execution of the instruction which writes to an I/O port.

	Fetch cycle Fetch cycle Read cycle		Fetch cycle Fetch cycle W	/rite cycle
Instruction _ execution cycle -	S0 S1 S2 S3 S0 S1 S2 S3 S0 S1 S2 S3	Instruction execution cycle	_ <u>50 S1 S2 S3 S0 S1 S2 S3 S0</u> Εχ.: LD (χ), Α	<u>S1 S2 S3</u>
Input strobe -		Output latch pulse		
Data input	X_X(Data output	Old	X_New
	(a) Input timing		(b) Output timing	
	Note: The positions of the read and	l write cycles may v	ary, depending on the instructior	1.

Figure 2-2. Input/Output Timing (example)

When reading an I/O port except programmable I/O ports, whether the pin input data or the output latch contents are read depends on the instructions, as shown below:

(1) Instructions that read the output latch contents


1) XCH r, (src) 5 LD (pp). b, CF


- CLR/SET/CPL (src). b © ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), n
- ③ CLR/SET/CPL (pp).g ⑦ (src) side of ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), (HL)
- ④ LD (src). b, CF
- (2) Instructions that read the pin input data
 - ① Instructions other than the above (1)
 - ② (HL) side of ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), (HL)

2.2.1 Port P1 (P17 to P10)

Port P1 is an 8-bit input/output port which can be configured as an input or an output in one-bit unit under software control. Input/output mode is specified by the corresponding bit in the port P1 input/output control register (P1CR). Port P1 is configured as an input if its corresponding P1CR bit is cleared to "0", and as an output if its corresponding P1CR bit is set to "1". During reset, P1CR is initialized to "0", which configures port P1 as an input. The P1 output latches are also initialized to "0".

Port P1 is also used an external interrupt input, and a divider output. When used as these secondary function pins, the input pins should be set to the input mode, and the output pin should be set to the output mode and beforehand the output latch should be set to "T". It is recommended that pins P11 and P12 should be used as external interrupt inputs, or input ports. The interrupt latch is set on the rising or falling edge of the output when used as an output port. Pin P10 (INTO) can be configured as either an I/O port or an external interrupt input with the INTOEN (bit 6 in EINTCR). During reset, pin P10 (INTO) is configured as an input port P10.






Note 1: Ports set to the input mode read the pin states. When input pin and output pin exist port P1 together, the contents of the output latch of ports set to the input mode may be rewritten by executing the bit manipulation instructions. Pins set to the output mode read a value of the output latch.

Note 2: The P1CR is a write-only register. It can not be operated by the read-modify instruction (Bit manipulation instructions of SET, CLR, etc. and Arithmetic instructions of AND, OR, etc.)

2.2.2 Port P2 (P22 to P20)

Port P2 is a 3-bit input/output port. It is also used as an external interrupt input, STOP mode release signal input, and as low-frequency crystal connection pins. When used as an input port, or as a secondary function pin, the output latch should be set to "1". During reset, the output latches are initialized to "1".

A low-frequency crystal (32.768 kHz) is connected to pins P21 (XTIN) and P22 (XTOUT) in the dualclock mode. In the single-clock mode, pins P21 and P22 can be used as normal input/output ports. It is recommended that pin P20 should be used as an external interrupt input, a STOP mode release signal input, or an input port. If used as an output port, the interrupt latch is set on the falling edge of the P20 output pulse. When a read instruction is executed for port P2, bits 7 to 3 in P2 are read in as undefined data.



2.2.3 Port P3 (P32 to P30)


Port R3 is/a 3-bit input/output port. It is also used as a timer/counter output. Pins P30, P31 and P32 can be also used as an output of PWM0/PDO0, PWM1/PDO1 and PWM2/PDO2 respectively, and only these pins are available high current output, so LEDs can be driven directly.

When used as an input or a secondary function pin, the output latch should be set to "1".

The output latches are initialized to "1" during reset.

Example 1: Outputs an immediate data FA_H to port P3. LD (P3), 0FAH ; P3 ← FA_H Example 2: Inverts the output of the upper 3 bits (P32 - P30) in port P3.

XOR (P3), 00000111B ; P32 - P30 ← P32 - P30



2.2.4 Port P4 (P47 to P40)

Port P4 is an 8-bit input/output port, and it is also used as a timer/counter input/output and RxD/TxD pin for UART.

Output circuit is specfied by the corresponding bit in the port P4 push-pull control register (P4CR). During reset, all bits of P4CR are initialized to "0", which configures port P4 as Nch open-drain output. The output latches are initialized to "1".

When used as an input or a secondary function pin, the output latch should be set to "1".





Figure 2-6. Port P4 and P4CR

TOSHIBA

2.2.5 Port P5 (P54 to P50)

Port P5 is a 5-bit input/output port. It is also used as an analog input.

Input or output is specified using the port P5 I/O control registe (P5CR) and AINDS (bit 4 in ADCCR). At reset, P5CR is set to 0 and AINDS is cleared to 0. Thus, P5 becomes an analog input port. At the same time, the output latch of port P5 is initialized to 0. P5CR is a write-only register. Pins not used for analog input can be used as I/O ports. But do not execute the output instruction to keep the accuracy in AD conversion. Executing an input inistruction on port P5 when the AD converter is in use reads 0 at pins set for analog input; 1 or 0 at pins not set for analog input, depending on the pin input level.



- Note 1: Ports set to the input mode read the pin states. When input pin and output pin exist port P5 together, the contents of the output latch of ports set to the input mode may be rewritten by executing the bit manipulation instructions. Pins set to the output mode read a value of the output latch.
- Note 2. The P5CR is a write-only register. It can not be operated by the read-modify instruction (Bit manipulation instructions of SET, CLR, etc. and Arithmetic instructions of AND, OR, etc.)

2.2.6

Ports P6 (P67 to P60) and P7 (P77 to P70)

Port P6 and P7 are an 8-bit input/output ports and are also used as segment outputs of LCD driver. Input/output mode or segment output mode is specified by the corresponding bit in the P6, P7 port control register (P6CR, P7CR). During reset, P6CR and P7CR are initialized to "0", which configure port P6, P7 as input/output. When used as an input port, the output latch is set to "1". Port P6, P7 output latches are also initialized to "1". P6CR and P7CR can only be written. The output latches are initiazed to "1" during reset.




Figure 2-8. Port P6/P7 and P6CR/P7CR

Example: Setting the upper 2 bits of port P6 as a segment output port, and the others as input/output port.

LD (P6CR), 11000000B

2.3 Time Base Timer (TBT)

The time-base timer is used to generate the base time for key scan and dynamic display processing. For this purpose, it generates a time-base timer interrupt (INTTBT) at predetermined intervals.

This interrupt is generated beginning with the first rising edge of the source clock (the timing generator's divider output selected by TBTCK) after the time-base timer is enabled. Note that since the divider cannot be cleared by a program, the first interrupt only may occur earlier than the set interrupt period. (See Figure 2-9 (b).)

When selecting the interrupt frequency, make sure the time-base timer is disabled. (Do not change the selected interrupt frequency when disabling the active timer either.) However, you can select the interrupt frequency simultaneously when enabling the timer.

 \land




Figure 2-10. Time Base Timer Control Register

Table 2-1. Time Base Timer Interrupt Frequency

	NORMAL1/2, IDLE1/2 mode			SLOW, SLEEP mode	Interrupt Frequency		
	TBTCK DV7CK = 0 DV7CK = 1		SLOW, SLEEP Mode	At fc = 8 MHz	At fs = 32.768 kHz		
\sim	000	fc/2 ²³	fs/2 ¹⁵	fs/2 ¹⁵	0.95 Hz	1 Hz	
	001	fc/2 ²¹	fs/2 ¹³	fs/2 ¹³	3.81	4	
	010	fc/2 ¹⁶	(fs/2 ⁸)	-	122.07	128	
$\langle -$	011	fc/2 ^{1/4}	fs/2 ⁶	-	488.28	512	
	100	fc/2 ¹³	fs/2 ⁵	-	976.56	1024	
	101	fc/2 ¹²	∮s/2 ⁴	-	1953.12	2048	
	110	fc/2 ¹¹	fs/2 ³	-	3906.25	4096	
	111	fc/2 ⁹	fs/2	-	15625	16384	

2.4 Divider Output (DVO)

A 50% duty pulse can be output using the divider output circuit, which is useful for piezo-electric buzzer drive. Divider output is from pin P13 (DVO). The P13 output latch should be set to "1" and then the P13 should be configured as an output mode.

Divider output circuit is controlled by the control register (TBTCR) shown in Figure 2-11. Note that the TBTCR is a write-only register, so a read-modify-write instruction cannot be used.





Figure 2-12. Divider Output

2.5 18-Bit Timer/Counter (TC1)

2.5.1 Configuration



2.5.2 Control

The Timer/counter 1 is controlled by a timer/counter 1 control registers (TC1CR1/TC1CR2), an 18-bit timer register (TREG1A), and an 8-bit internal window gate pulse setting register (TREG1B).

Timer register	r			
	17 16	15 14 13 12 11 TREG1A _M (0011 _H)		0
TREG1A (0010 _H , 0011 _H	TREG1A _H (0012 _H)		Read/Wri	
	, 0012 _H ,)			le
Internal wind		se setting register		
	7 6	5 5 4 3 2 Tb .	2 1 0 Ta (Initial value: ********)	
TREG1B (0013 _H)				
	Та	Setting "H" level period of the window gate pulse	$(16 - Ta) \times 2^{13}/fc$ or $(16 - Ta) \times 2^{5}/fs$ [s]	Write
	ТЬ	Setting "L" level period of the window gate pulse	$(16 - Tb) \times 2^{13}/fc$ or $(16 - Tb) \times 2^{5}/fs$ [s]	only
	Note : WC	GPSCK = 01		
	7 6	5 5 4 3 2	2 1 0	
TC1CR1	TC1C	тс15 тс1ск	(Initial value: (000 0000)	
(0014 _H)	тс1М	TC1 mode select	00: Timer/event counter mode 01: reserved 10: Pulse width measurement mode	
	тсіск	TC1 source clock select	000: Internal clock fc [Hz] 001: Internal clock fs 010: Internal clock fc/2 ²³ or fs/2 ¹⁵ 011: Internal clock fc/2 ¹³ or fs/2 ⁵ 100: Internal clock fc/2 ¹¹ or fs/2 ³ 101: Internal clock fc/2 ⁷ 110: Internal clock fc/2 ³ 111: External clock (ECIN pin input)	Write only
	TC1S	TC1 start control	00: Stop & counter clear 10: Start *1: Reserved	
	тстс		0: Counter/overflow flag clear request ("1" is automatically set after clearing.)	
TC1CR2	7 6	5 5 4 3 2 SGP SGEDG WGPSCK		
(0015 _H)	\rightarrow		· · · · · · · · · · · · · · · · · · ·	
	SEG	External input clock (ECIN) edge select	0: Counts at the falling edge 1: Counts at the falling/rising edges	
	SGP	Window gate pulse select	00: ECNT input 01: Internal window gate pulse (TREG1B) 10: PWM2/PDO2 (TC4) output 11: Reserved	Write
	SGEDG	Window gate pulse interrupt edge select	0: Interrupts at the falling edge 1: Interrupts at the falling/rising edges	only
	WGPSCK	Window gate pulse source clock select	00: Select 2 ¹² /fc or 2 ⁴ /fs 01: Select 2 ¹³ /fc or 2 ⁵ /fs 10: Select 2 ¹⁴ /fc or 2 ⁶ /fs 11: Reserved	
	TC4OUT	TC4 output (PWM2/PDO2) external output select	0: Output to P32 1: No output to P32	

TOSHIBA

TC1 Status reg	gister					
TC1SR		5 5 4 3 2 DVF "1" 1" 1" 1" 1"				
(0014 _H)	HECF	Operating Status monitor	0: Stop (during Tb) or disable 1: Under counting (during Ta)	ad		
	HEOVF Counter overflow monitor 0: No overflow 1: Overflow status					
 Note 1: fc: High-frequency clock [Hz], fs: Low-frequency clock [Hz], *: Don't care Note 2: Writing to the low-byte of the timer register 1A (TREG1A_L, TREG1A_M), the compare function is inhibited until the high-byte (TREG1A_H) is written. Note 3: Set the mode, source clock, and edge (selection) when the TC1 stops (TC1S = 00). Note 4: "fc" can be selected as the source clock only in the timer mode during SLOW mode and in the pulse width measurement mode during NORMAL 1/2 or IDLE 1/2 mode. Note 5: TC1CR1, TC1CR2 and TREG1B are write-only registers and must not be used with any of the read-modify-write is instructions. 						

Figure 2-14. Timer Register/Window Gate Pulse Setting Register/Control Register of the TC1

2.5.3 Function

TC1 has four operating modes. The timer mode of the TC1 is used at warm-up when switching form SLOW mode to NORMAL2 mode.


(1) Timer mode

In this mode, counting up is performed using the internal clock. The contents of TREGIA are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. Counting up resumes after the counter is cleared.

	Source	clóck7/A	4	\geq	Rese	olution	Maximum	time setting
NORMAL1/2, II DV7CK = 0	DLE1/2 mode DV7CK = 1	SLOW mode	SLEEP mode	fc=8	MHz	fs = 32.768 kHz	fc = 8 MHz	fs = 32.768 kHz
fc/2 ²³ [Hz]	f\$/2¹⁵[Hz]	fs/2 ¹⁵ [Hz]	fs/215 [Hz])1.0	5 s	1 s	76.5 h	72.8 h
fc/2 ¹³	fs/2 ⁵	fs/2⁵	fs/2⁵	1.0	2 ms	0.98 ms	4.5 min	4.3 min
fc/2 ¹¹	fs/2 ³	fs/2 ³	fs/2 ³	256	μ S	244 μs	1.1 min	1.07 min
fc/2 ⁷	fc/2 ⁷	~ _		16	μ S	—	4.2 s	—
fc/2 ³	fc/2 ³	_	\rightarrow	1	μ S	—	262 ms	—
fc	fc	fc (Note)	—	125	ns	—	32.5 ms	—
fs	ts,	$- \triangleleft \langle$	_		-	30.5 μs	—	8 s

	()		
Tahla 2-3	Source	lock (internal clock) of Timer/Count	or 1
Table 2-5.	Jourre		

Note: "fc" can be used only in the timer mode (SLOW mode) and the pulse width measurement mode (NORMAL 1/2, IDLE 1/2 modes). When fc is selected for the source clock in SLOW mode, the lower bits 11 of TREG1A is invalid, and a match of the upper bits 7 makes interrupts.



(2) Event Counter mode

It is a mode to count up at the falling edge of the ECIN pin input. Both edges can not be used. The countents of TREG1A are compared with the contents of up counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. Counting up resums for ECIN pin input edge each after the counter is cleared. The maximum applied frequency is fc/2⁴ [Hz] in NORMAL 1/2 or IDLE 1/2 mode and fs/2⁴ [Hz] in SLOW or SLEEP mode.






Figure 2-16. Event Counter Mode Timing Chart

(3) Pulse Width Measurement mode

In this mode, pulse widths are counted on the rising edge of logical AND-ed product between ECIN pin input (window pulse) and the internal clock. The internal clock is selected by TC1CK (bit 2, 3 and 4 in TC1CR1). An INTTC1 interrupt is generated at the falling edge of the window pulse or both rising and falling edges of the window pulse, that can be selected by SGEDG (bit 4 in TC1CR2). After reading out the contents of TREG1A by an interrupt service program, the counter is required to be cleared by TC1C (bit 7 in TC1CR1). When the counter is not cleared, counting up resumes by starting count-up. The window pulse status can be monitored by HECF (bit 7 in TC1SR) of the status register. HEOVF (bit 6 in TC1SR) of the status register can monitor whether the binary counter overflows or not. HEOVF remains the old data until the counter is required to be cleared by TC1C.






(4) Frequency Measurement mode

In This mode, the frequency of ECIN pin input pulse is measured. TC1CK is required to be set to the external clock. The edge of the input pulse is counted during "H" level of the window gate pulse selected by SGP (bit 5 and 6 in TC1CR2). Whether the input pulse is counted on the falling edge or the both edges can be selected by SEG (bit 7 in TC1CR2). An INTTC1 interrupt is generated on the falling edge or both the rising/falling edges of the window gate pulse, that can be selected by SGEDG (bit 4 in TC1CR2). After reading out the contents of TREG1A by the interrupt service program, the counter is required be cleared by TC1C. When the counter is not cleared, counting up resumes by stating count-up. The window pulse status can be monitored by HECF of the status register. HEOVF of the status register can monitor whether the binary counter overflows or not. In the overflow flag status, a new data is not input until the counter clear requests.


- Using TC4 output (PWM2/PDO2) for the window gate pulse can select whether PWM2/PDO2 is output to the external port (P32) (initial output) in TC4OUT (bit 1 in TC1CR2).
- When the internal window gate pulse is selected, the window gate pulse is set as follows. The internal window gate pulse consists of "H" level period (Ta) that is counting time and "L" level period (Tb) that is counting stop time. Ta or Tb can be individually set by TREG1B. One cycle contains Ta + Tb.

		Tabale 2-4. Se	tting Ta a	ind Tb
<ta> <-Tb-></ta>	Setting value	Setting time	Setting value	Setting time
The setting time to Ta or Tb is shown as the following	0	31.25 ms	8	15.63 ms
format. at (WGPSCK = 01).	1	29.30 ms	9	13.67 ms
(16 – n) × 2 ^{13/} fc[s] or	2	27.34 ms	А	11.72 ms
$(16 - n) \times 2^{5/fs}$ [s]	3	25.39 ms	В	9.77 ms
The setting time at $fc = 4.194304$ MHz is listed in a table	4	23.44 ms	с	7.81 ms
Tb set by the upper side (bits 7 to 4), and Ta is set by the	5	21.48 ms	D	5.86 ms
lower side (bits 3 to 0) in TREG1B.	6	19.53 ms	E	3.91 ms
Figure 2-18. Window Gate Pulse Format	7	17.58 ms	F	1.95 ms



2.6 8-Bit Timer/Counter 3 (TC3)

2.6.1 Configuration



2.6.2 Control

The timer/counter 3 is controlled by a timer/counter 3 control register (TC3CR) and two 8-bit timer registers (TREG3A, TREG3B). Reset does not affect these timer registers.

			\sim	
TREG3A (0018 _H)	7 6	5 4 3 2	1 0 Read/Write	
TREG3B (0019 _Н)	7 6	5 4 3 2	Read only	
тСЗС (001А _Н)	"0" SCA		"0" TC3M (Initial value: *0*0 00*0)	
	тсзм	TC3 operating mode select	0: Timer/event counter 1: Capture	
	тсзск	T¢3 source clock select	00 Internal clock fc/2 ¹² or fs/2 ⁴ [Hz] 01: Internal clock fc/2 ⁷ 10: Internal clock fc/2 ³ 11: External clock (TC3 pin input)	Write
	TC35	TC3 Start control	0: Stop and counter clear 1: Start	only
	SCAP	Software capture control	0: – 1: Software capture	
Note Note Note	2: Set the o 3: Values to TREG3 4: The softe	perating mode, the source clock be loaded to timer register 3A 3A > 0 (in the timer and event c capture can be used only in time	•	

Figure 2-21. Timer Register 3 and TC3 Control Register

2.6.3 Function

The TC3 has three operating modes : timer, event counter, and capture mode.

Also TC3 is used as the transfer rate of UART. For more details on the transfer rate of UART, see section "2.10.4 Transfer Rate".

(1) Timer mode

In this mode, the internal clock shown in Table2-5 is used for counting up. The contents of TREG3A are compared with the contents of up-counter. If a match is found, a timer/counter 3 interrupt (INTTC3) is generated, and the up-counter is cleared to "0". Counting up resumes after the up-counter is cleared. The current contents of up-counter are loaded into TREG3B by setting SCAP (bit 6 in TC3CR) to "1". SCAP is automatically cleared to "0" after capturing.

	Source clock		Resolution	Maximum setting time
NORMAL1/2,	IDLE1/2 mode		At fs = 32.768	At fs = 32.768
DV7CK = 0	DV7CK = 1	SLOW, SLEEP mode	fc = 8MHz kHz	fc = 8MHz kHz
fc/2 ¹² [Hz]	fs/2 ⁴ [Hz]	fs/2 ⁴ [Hz]	512 µs 488.28 µs	131.1 ms 125 ms
fc/2 ⁷	fc/2 ⁷	_	16 xs -	4.1 ms –
fc/2 ³	fc/2 ³	-	1 μs –	256 µs –

	Table 2-5.	Source Clock	(Internal Clo	ock) for TC 3
--	------------	--------------	---------------	---------------

Example: Software capture

- LD (TC3CR), 01011000B
- LD A, (TREG3B)

SCAP \leftarrow 1 Reads captured value

(2) Event Counter mode

It is a mode to count up at the rising edge of TC3 input (external clock) pulse. The contents of TREG3A are compared with the contents of up-conuter. If a match is found, an INTTC3 interrupt is generated, and the counter is cleared. The maximum applied frequency is $fc/2^4$ [Hz] in NORMAL1/2 or IDLE1/2 mode, and $fs/2^4$ [Hz] in SLOW or SLEEP mode. Two or more machine cycles are required for both the "H" and "L" levels of the pulse width.

The current contents of up-counter are loaded into TREG3B by setting SCAP (bit 6 in TC3CR) to "1". SCAP is automatically cleared after capturing.

Example: Generates an interrupt every 0.5 s, inputing 50 Hz pulses to the TC3 pin.





TOSHIBA

(3) Capture mode

The pulse width, period and duty of the TC3 pin input are measured in this mode, which can be used in decoding the remote control signals, etc. The counter is free running by the internal clock. On the rising edge of the TC3 pin input, the current contents of counter are loaded into TREG3A, then the up-counter is cleared and an INTTC3 interrupt is generated. At the falling edge of the TC3 pin input, the current contents of the counter are loaded into to TREG3B. In this case, counting continues. At the next rising edge, of the TC3 pin input the current contents of counter are loaded into TREG3A, then the counter is cleared again and an interrupt is generated. If the counter overflows before the edge is detected, FF_H is set into TREG3A and an overflow interrupt (INTTC3) is generated. During interrupt processing, it can be determined whether or not there is an overflow by checking whether or not the TREG3A value is FF_H. Also, after an interrupt (TREG3A capture or overflow detection) is generated, capture and overflow detection are halted until TREG3A has been read out; however, the counter continues. Reading TREG3A restarts capture/overflow detection so that TREG3B is usually read out first.

After TREG3A has been read out, capture and overflow detection are resumed, usually, TREG3B is read out first.





2.7 8-Bit Timer/Counter (TC4)

2.7.1 Configuration




Figure 2-23. Timer/Counter 4

2.7.2 Control

The timer/counter 4 is controlled by a timer/counter 4 control register (TC4CR) and an 8-bit timer register 4 (TREG4). Reset does not affect TREG4.

TREG4	7 6	5 4 3 2		
(001B _H)			Write only	
(00.54)				
TC4CR	76	5 4 3 2		
(001C _H)	TFF4	<u>"0" тс4</u> я тс4ск	TC4M (Initial value: 00*0 0000)	
(*** ·11)	/			
			00: Timer/event counter mode	
	тс4М	TC4 operating mode select	01: \Reserved 10: Programable divider output (PDO) mode	
			11: Pulse width modulation (PWM) output mode	
			00: Intérnal clock fc/2 ¹¹ or fs/2 ³ [Hz] 01: Internal clock fc/2 ⁷	
	∕ TC4ÇK	TC4 source clock select	10:> Internal clock fc/2 ³	Write
			11: External clock (TC4 pin input)	only
(TC4S	TC4 start control	0: Stop and counter clear 1: Start	
$\langle \rangle$	$\left(\left(\right) \right)$			-
		Timer F/F4 control	00: Clear 01: Toggle	
	TFF4		10: Set	
			11: -	
	Nota 1 . f-	Llink franciscus daak [1]-1 fa	l Law fragmangu dagk [1]=1 *: Dag't saga	
			Low-frequency clock [Hz], *: Don't care ce clock selection when the TC4 stops (TC4S = 0).	
\sim		FF4 must be set to "11" in the tin		
			egister must satisfy the following condition.	
		REG4>0		
			registers and must not be used with any of the read-mod	ify-write
		structions.		
	Note 6 : "(0″ is always written at bit 5 of TC	C4CR.	

Figure 2-24. Timer Register 4 and TC4 Control Register

2.7.3 Function

The TC4 has four operating modes: timer, event counter, programmable divider output, and pulse width modulation output mode. Also programmable divider output and pulse width modulation output mode are used as the window gate pulse of TC1. For more details on the window gate pulse of TC1, see section "2.5.3 Function (4) Frequency Measurement Mode".

(1) Timer mode

In this mode, the internal clock is used for counting up. The contents of TREG4 are compared with the contents of up-counter. Matching with TREG4 generates a timer counter 4 interrupt (INTTC4) and clears the counter. Counting up resumes after the up-counter is cleared.

	Source clock		Resolution	Maximum setting time
NORMAL1/2, IDLE1/2 mode		SLOW, SLEEP mode	fc = 8MHz At fs = 32.768	fc = 8MHz At fs = 32.768
DV7CK = 0	DV7CK = 1	SLOW, SLEEP mode	kHz	kHz
fc/2 ¹¹ [Hz]	fs/2 ³ [Hz]	fs/2 ³ [Hz]	256 µs	65.5 ms 62.5 ms
fc/2 ⁷	fc/27	-	16 μs –	4.1 ms –
fc/2 ³	fc/2 ³	-	1,45 -	256 µs –

Table 2-6.	Source Clock (Internal	Clock) for TC4
------------	------------------------	----------------

(2) Event Counter mode

It is a mode to count up at the rising edge of 1C4 input (external clock) pulse. Matching with TREG4 generates an INTTC4 interrupt and clears the counter. Counting up resumes after the up-counter is cleared. The maximum applied frequency is $fc/2^4$ [Hz] in NORMAL1/2 of IDLE1, 2 mode, and $fs/2^4$ [Hz] in SLOW or SLEEP mode. Two or more machine cycles are required for both the high and low levels.

(3) Programmable Divider Output (PDO) mode

The internal clock is used for counting up. The contents of the TREG4 are compared with the contents of the up-counter. Timer F/F4 output is toggled and the counter is cleared each time a match is found. Timer F/F4 output is inverted and output to the PDO2 (P32) pin. This mode can be used for 50% duty pulse output. Timer F/F4 can be initialized by program, and is initialized to "0" during reset. An INTTC4 interrupt is generated each time the PDO2 output is toggled.

Example : Output a 1024 Hz pulse (at fc = 4.194304 MHz)

- SET (P3).2 P32 output latch $\leftarrow 1$
- LD (TC4CR), 00000110B ; Initializes the TC4 mode, source clock and timer F/F 4
- LD (TRÈG4), 10H ; (1/1024 ÷ 27/fc) ÷ 2 = 10H
- LD (TC4CR), 00010110B ; Starts TC4




Figure 2-25. PDO Mode Timing Chart

(4) **Pulse width modulation** (PWM) **output** mode

PWM output with a resolution of 8 bits is possible. The internal clock is used for counting up. The contents of TREG4 is compared with the contents of up-counter. If a match is found, the timer F/F4 output is toggled. The counter continues counting and, when an overflow occurs, the timer F/F4 output is again toggled and the counter is cleared. Timer F/F4 output is inverted and output to the PWM2 (P32) pin. An INTTC4 interrupt is generated when an overflow occurs.

TREG4 is configured a 2-stage shift register and, during output, will not switch until one output cycle is completed even if TREG4 is overwritten; therefore, output can be altered continuously. Also, the first time, TREG4 is shifted by setting TC4S (bit 4 in TC4CR) to "1" after data are loaded to TREG4.

Note 1: Do not overwrite TREG4 only when an INTTC4 interrupt is generated. Usually, TREG4 is overwritten in the routine of INTTC4 interrupt service. Note 2: PWM output mode can be used only in the NORMAL 1, 2 and IDLE 1, 2 mode.





Figure 2-26. Timing Chart for PWM Mode

\Box	Table 2-7. PWM Output Mode

[Source clock NORMAL1/2, IDLE1/2 mode		Resolution		Repeat cycle	
	DV7CK = 0		At fc = 8 MHz	At fs = 32.768 kHz	At fc = 8 MHz	At fs = 32.768 kHz
	f¢/2 ¹¹ [Hz]	fs/2 ³ [Hz]	256 μs	244.14 μs	65.5 ms	62.5 ms
\sim	fc/2 ⁷	fc/2 ⁷	16 μs	-	4.1 ms	-
\sim	fc/2 ³	fc/2 ³	1√ μ s	-	256 μs	-
$\langle -$		$(\bigcirc)()$	\bigcirc			

2.8 8-Bit Timer/Counter 5 (TC5)

2.8.1 Configuration



2.8.2 Control

The TC5 is controlled by a timer/counter 5 control register (TC5CR) and an 8-bit timer register 5 (TREG5).




Figure 2-28. Timer/Counter 5 Timer Register, Control Register

2.8.3 Function

TC5 has 3 operating modes : timer, programmable divider output, and pulse width modulation output mode.

(1) Timer mode

In this mode, the internal clock is used for counting up. The contents of the timer register 5 (TREG5) is compared with the contents of the up-counter. Matching with TREG5 generates a timer/counter 5 interrupt (INTTC5) and clears the counter. Counting up resumes after the counter is cleared.

	Source clock		Resolution 🔍 💦 Maximum setting tir	ne
NORMAL1/2,	IDLE1/2 mode	SLOW, SLEEP mode	fc = 8 MHz fs = 32.768 fc = 8 MHz fs = 32	.768
DV7CK = 0	DV7CK = 1	SLOW, SLEEP Mode		z
fc/2 ¹¹ [Hz]	fs/2 ³ [Hz]	fs/2 ³ [Hz]	256 μs 244.14 μs 65.5 ms 62.5	ms
fc/27	fc/2 ⁷	-	16 µs - 4.1 ms -	
fc/2 ³	fc/2 ³	-	$1 \mu s / - 256 \mu s / -$	

Table 2-8	Source Clock	(Internal clock)	for TC5
	Jource clock	(internateioek)	


(2) Programmable divider output (PDO) mode

SET

The internal clock is used for counting up. The contents of the TREGS are compared with the contents of the up-counter. The timer F/F5 output is toggled and the counter is cleared each time a match is found. The timer F/F5 output is inverted and output to the PDOO (P30) pin. This mode can be used for 50% duty pulse output. INTIC5 interrupt is generated each time the PDO0 output is toggled.

Example: 1024Hz pulse output (at fc=4.194304 MHz)

- (TC5CR), 00001010B Sets to PDO modes and source clock (TC5M = 10, TC5CK = 010) LD ;
 - (P3).0 P30 output latch $\leftarrow 1$
- $1/2048 \div 2^{7}/\text{fc} = 1/0_{\text{H}}$ LD (TREG5), 10H/ LD
 - (TC5CR), 00101010B Starts PDO1



(3) **Pulse width modulation** (PWM) **output** mode

PWM output with a resolution of 8-bits is possible. The internal clock is used for counting up. The contents of the TREG5 is compared with the contents of the up-counter. If a match is found, the timer F/F5 output is toggled. The counter continues counting and, when an overflow occurs, the timer is again toggled and the counter is cleared. The timer F/F5 output is inverted and output to the PWM (P30) pin. An INTTC5 interrupt is generated when an overflow occurs.

TREG5 is configured a 2- stage shift register and, during output, will not switch until one output cycle is completed even if TREG5 is overwritten; therefore, output can be altered continuously. Also, the first time, TREG5 is shifted by setting TC5S (bit 5 in TC5CR) to "1" after data are loaded to TREG5.




Figure 2-30 PWM Output Mode Timing Chart


Source clock	Resol	ution	Repea	t cycle
NORMAL1/2, IDLE1/2 mode DV7CK = 0 DV7CK = 1	At fc=8MHz	At fe = 4.194304 MHz	At fc=8MHz	At fc = 4.194304 MHz
fc/2 ² [Hz] fc/2 fc	500 ns 250 ns 125 ns	953.7 ns 476.8 ns 238.4 ns	28 با 24 ما 22 بارs	244.14 μs 122.07 μs 61.04 μs

Table 2-9. PWM Output Mode

2.9 8-Bit Timer/Counter 6 (TC6)

Timer/counter 6 (TC6) can use only a PWM1/PDO1 mode.

2.9.1 Configuration



2.9.2 Control

The TC6 is controlled by a timer/counter6 control register (TC6CR) and an 8-bit timer register (TREG6).





Figure 2-32. PWM1/PDO1 Control Register

TOSHIBA

2.9.3 Function

(1) **Programmable divider output** (PDO) mode

The internal clock is used for counting up. The contents of the TREG6 are compared with the contents of the up-counter. The timer F/F6 output is toggled and the counter is cleared each time a match is found. The timer F/F6 output is inverted and output to the PDO1 (P31) pin. This mode can be used for 50% duty pulse output.



(2) **Pulse width modulation** (PWM) **output** mode

PWM output with a resolution of 8-bit is possible. The internal clock is used for counting up. The contents of the TREG6 is compared with the contents of the up-counter. If a match is found, the timer F/F6 output is toggled. The counter continues counting and, when an overflow occurs, the timer is again toggled and the counter is cleared. The timer F/F6 output is inverted and output to the PWM (P31) pin.

TREG6 is configured a 2- stage shift register and, during output, will not switch until one output cycle is completed even if TREG6 is overwritten; therefore, output can be altered continuously. Also, the first time, TREG6 is shifted by setting TC6S (bit 5 in TC6CR) to "1" after data are loaded to TREG6.





Figure 2-34. PWM Output Mode Timing Chart

Source clock	Resol	ution	Repeat	t cycle
NORMAL1/2, IDLE1/2 mode	At fc = 8 MHz	At fc = 4.194304	At fc=8MHz	At fc = 4.194304
DV7CK=0 DV7CK=1		MHz		MHz
fç/2 ² [Hz]	500 ns ((953.7 ns	128 μs	244.14 μs
fc/2	250 ns	476.8 ns	64 μs	s 122.07 µs
fc	125 ns	238.4 ns	32 <i>µ</i> s	61.04 μs
		\geq		

Table 2-9. PWM Output Mode




2.10 UART (Asynchronous serial interface)

The TMP87CH29/K29/M29 has 1 channel of UART (asynchronous serial interface).

The UART is connected to external devices via RxD and TxD. RxD is also used as P42 ; TxD, as P43. To use P42 or P43 as the RxD or TxD pin, set P4 port output latches to 1.

2.10.1 Configuration



2.10.2 Control

UART is controlled by the UART control registers (UARTCR1, UARTCR2). The operating status can be monitored using the UART status register (UARTSR).

											
UART control I	register										
UARTCR1	7	6	5	4	3	2	1	0			
(0020 _H)	TXE	RXE	STBT	EVEN	PE		BRG			(Initial value: 0000 0000)	
	BR	G	Transm	C Transmit clock select 1 1 1		001: 010: 011: 100: 101: 110:	fc/13 fc/26 fc/52 fc/104 fc/208 fc/410 TC3 f c/96	4 8 6			
	PE	Ē	Parity a	ddition			1: Pa		(\mathbb{Z}	Write
	EVE	N	Even-nu	umbered	l parity	ý				ed parity ed parity	only
	STE	вт	Transmi	it stop bi	t leng	th		0: 1 bit 1: 2 bits			
	RX	E	Receive	Receive operation				0:-Dîsable 1: Enable			
	тх	E	Transfer operation 0: Disable 1: Enable						/		
	Note	tra nc	insmit oi t transm	r receive	comp ven if	lete. V data tr	When the ransmit is	transm	it da	KE bit to "0", the setting becomes valid ata is stored in the transmit data buffer ntil new data are written to the transm	, the data are
	Note							nmon t	o tra	msmit and receive.	
UARTCR2 (0021 _H)	7	6	5	4	3	2 RX	$\sum $	0 TOPBR		(Initial value: **** *000)	
	STOR	PBR	Receive	stop bit	lengt	h	0:1				
	RxDNC Selection of RxD input noise rejection time					01: F 10: F	lejects lejects	pulse pulse	ection (hysteresis input) es shorter than 31/fc [s] as noise es shorter than 63/fc [s] as noise es shorter than 127/fc [s] as noise	Write only	
	Note 3: When RxDNC = 01, pulses longer than 96/fc [s] are always regarded as signals; when RxDNC = 10, longer than 384/fc [s]							C = 10, longer			
	Figure 2-36. UART Control Register										


TOSHIBA

UARTSR (0020 _H)	7 6 PERR FER	5 4 3 2 1 R OERR RBFL TEND TBEP	0 (Initial value: 0000 11**)	
	TBEP	Transmit data buffer empty flag	0: – 1: Transmit data buffer empty	
	TEND	Transmit end flag	0: Transmitting 1: Transmit end	
	RBFL	Receive data buffer full flag	0: – 1: Receive data buffer full	Read
	OERR	Overrun error flag	0: No overrun error 1: Overrun error	
	FERR	Framing error flag	0: No framing error 1: Framing error	
	PERR	Parity error flag	0: No parity error 1: Parity error	>
UART rec	eive data bu	ffer (Initial value: 0000 000	00) Read only	
RDBUF	7 6	5 4 3 2 1	0	
(OFEB _H)	I			
UART tra	nsmit data b	ouffer (Initial value: 0000 000	0) Write only	
TDBUF (OFEB _H)	76			

Figure 2-37. UART Status Register and Data Buffer Registers

2.10.3 Transfer Data Format

In UART, a one-bit start bit (low level), stop bit (bit length selectable at high level, by STBT), and parity (select parity in PE; even-or odd-numbered parity by EVEN) are added to the transfer data. The transfer data formats are shown as follow.




2.10.4 Transfer Rate

The baud rate of UART is set of BRG (bit 0, 1, and 2 in UARTCR1). The example of the baud rate shown as follows.

		Table 2-1	1.	
		Sourse	e clock	(\bigcirc)
BF	KG	8 MHz	4 MHz	$\overline{\Box}$
00	00	38400 [baud]	19200 [baud]	$(\vee \bigcirc)$
00	01	19200	9600	
01	10	9600	4800	
01	11	4800	2400	
10	00	2400	1200	
10	01	1200	600	\square

When TC3 is used as the UART transfer rate (when BRG = 110), the transfer clock and transfer rate are detarmined as follows :



2.10.5 Data Sampling

The UART receiver keeps sampling input using the clock selected by BRG (bit 0, 1, and 2 in UARTCR1) until a start bit is detected in RxD pin input. RT clock starts at the falling edge of the RxD pin. Once a start bit is detected, the start bit, data bits, stop bit(s), and parity bit are sampled at three times of RT7, RT8, and RT9 during one receiver clock interval (RT clock). (RT0 is the position where the bit supposedly starts). Bit is determined according to majority rule (the data are the same twice or more out of three samplings).




Figure 2-39. Data Samping

TOSHIBA

2.10.6 STOP Bit Length

Select a transmit stop bit length (1 or 2 bits) by STBT (bit5 in UARTCR1)

2.10.7 Parity

Set parity/no parity by PE; set parity type (odd-or even-numbered) by EVEN (bit 4 in UARTCR1).

2.10.8 Transmit/Receive

(1) Data transmit

Set TXE (bit 7 in UARTCR1) to 1. Read UARTSR to check TBEP = 1, then write data in TDBUF (transmit data buffer). Writing data in TDBUF zero-clears TBEP, transfers the data to the transmit shift register and the data are sequentially output from the TxD pin. The data output include a one-bit start bit, stop bits whose number is specified in STBT (bit 5 in UARTCR1) and a parity bit if parity addition is specified. Select the data transfer baud rate using bits 0 to 2 in UARTCR1. When data transmit starts, transmit buffer empty flag TBEP is set to 1 and an INTTX interrupt is generated

When transmitting data, first read UARTSR, then write data in TDBUF. Otherwise, TBEP is not zerocleared and transmit does not start.


(2) Data receive

Set RXE (bit 6 in UARTCR1) to 1. When data are received via the RxD pin, the receive data are transferred to RDBUF (receive data buffer). At this time, the data transmitted include a start bit and stop bit(s) and a parity bit if parity addition is specified. When stop bit(s) are received, data only are extracted and transferred to RDBUF (receive data buffer). Then the receive buffer full flag RBFL is set and an INTRX interrupt is generated. Select the data transfer baud rate using bits 0 to 2 in UARTCR1. If an overrun error (OERR) occurs when data are received, the data are not transferred to RDBUF (receive data in the RDBUF are not affected.

2.10.9 Status Flag/Interrupt Signal


(1) Parity error

When parity determined using the receive data bits differs from the received parity bit, the parity error flag PERR is set in UARTSR. Reading UARTSR then RDBUF clears PERR.




(2) Framing error

When 0 is sampled as the stop bit in the receive data, framing error flag FERR is set. Reading UARTSR then RDBUF clears FERR.



(3) Overrun error

When all bits in the next data are received while unread data are still in RDBUF, overrun error flag OERR is set. In this case, the receive data is discarded; data in RDBUF are not affected. Reading UARTSR then RDBUF clears OERR.



(4) Receive data buffer full Loading the received data in BDBHE sets receive data buffer full flag BBEL Beading LIABT

Loading the received data in RDBUF sets receive data buffer full flag RBFL. Reading UARTSR then RDBUF clears the RBFL.




Figure 2-42. Generation of Receive Buffer Full

(5) Transmit data buffer empty

When no data is in the transmit buffer TDBUF, TBEP is set, that is, when data in TDBUF are transferred to the transmit shift register and data transmit starts, transmit data buffer empty flag TBEP is set. Reading UARTSR then writing the data to TDBUF clears TBEP.





Figure 2-43. Generation of Transmit Buffer Empty


(6) Transmit end flag

When data are transmitted and no data is in TDBUE (TBEP = 1), transmit end flag TEND is set. Writing data to TDBUF then staring data transmit clears TEND.



2.11 8-Bit AD Converter (ADC)

The TMP87CH29/K29/M29 each have a 5-channel multiplexed-input 8-bit successive approximate type AD converter with sample and hold.



2.11.1 Configuration

2.11.2 Control

The AD converter is controlled by an AD converter control register (ADCCR). Reading EQCF of ADCCR acknowledges the operation state of AD converter, and reading AD conversion register (ADCDR) acknowledges AD conversion value.




Figure 2-46. AD Conversion Result Register

TOSHIBA

AD Converter	Control I	Regis	ter								
	7	6	5	4	3	2	1	C)		
ADCCR (000E _H)	EOCF	AD:	5 ACK	AINDS		S	SAIN			(Initial value: 0000 0000)	
	SAIN		Analog in _l	put selec	tion		0000: A 0001: A 0010: A 0011: A 0100: A 0101: Re 0110: Re 0111: Re 1***: Re	IN1 IN2 IN3 IN4 eserve eserve	ed ed		R/W
	AIND	5	Analog in	put cont	rol		0: Enabl 1: Disabl				
	АСК		Conversio	n time se	elect		0: 23 μs 1: 92 μs	(at fc	= 8 N		
	ADS		AD conver	rsion star	t		0: – 1: AD co	nvers	lon s	start	
	EOCF	:	End of AD	convers	ion flag	9	0: Under 1: End o	r conv f⁄conv	versi e versio	on or Before conversion	R
	Note 1: *: Don't care Note 2: Select analog input when AD converterstops.										
						/				conversion.	
			EOCF is cl EOCF is re			hen rea	ding the	ADC	DR.		

Figure 2-47. AD Converter Control Register and AD Conversion Result Register

2.11.3 Operation

Applies the high side of analog reference voltage to VAREF pin and the low side to VASS pin. Splits the reference voltage between VAREF and VASS to a voltage corresponding to a bit by a ladder resistance. Comparing with an analog input executes AD conversion.

(1) Start of AD conversion

First, set the corressponding P5CR bit to "0" for input mode. Clear the AINDS (bit 4 in ADCCR) to "0" and select one of five analog input AIN4 to AIN0 with the SAIN (bits 3-0 in ADCCR).

Note: The pin that is not used as an analog input can be used as regular input/output pins. During conversion, do not perform output instruction to maintain a precision for all of the pins.

AD conversion time is selected by setting the ACK (bits 5 in ADCCR).

AD conversion is started by setting the ADS (bit 6 in ADCCR) to "1".

When ACK = 0, conversion is accomplished in 46 machine cycles (184/fc [s]). When fc is 8 MHz, it needs 23μ s.

The EOCF (bit 7 in ADCCR) is set to "1" at end of conversion.

Setting ADS to "1" in AD conversion starts converting over again. An analog input voltage is sampled at intervals of four cycles after starting AD conversion.

Note: The sample hold circuit has a condenser of 12pF (typ.) via $5k\Omega$ (typ.) resistor. It is necessary to charge to this condenser at intervals of four machine cycles.

(2) Reading of AD conversion result

After the end of conversion (EOCF = 1), read the conversion result from the ADCDR. The EOCF is automatically cleared to "0" when reading the ADCDR.

Undefined value is read in AD conversion.

(3) AD conversion in STOP mode

When the MCU places in the STOP mode during the AD conversion, the conversion is terminated and the ADCDR contents become indefinite. After returning from STOP mode, EOCF is kept to be cleared to "0".

However, if the STOP mode is started after the end of conversion (EOCF = 1), the ADCDR contents are held.





Figure 2-49. Analog Input Voltage vs AD Conversion Result (typ.)


2.12 LCD Driver


The TMP87CH29/K29/M29 each have a driver and control circuit to directly drive the liquid crystal device (LCD). The pins to be connected to LCD are as follows:



2.12.2 Control

The LCD driver is controlled by the LCD control register (LCDCR).





(2) Frame frequency

Frame frequency (f_F) is set according to driving method and base frequency as shown in the following Table 2-12. The base frequency is selected by SLF (Lower two bits of command register) according to the frequency fc and fs of the basic clock to be used.

			Frame frequency [Hz]						
SLF	Base frequency [Hz]	1/4 Duty	1/3 Duty	1/2 Duty	Static				
00	<u>fc</u> 2 ¹⁷	<u>fc</u> 2 ¹⁷	$\frac{4}{3} \cdot \frac{\text{fc}}{2^{17}}$	$\frac{4}{2} \cdot \frac{\text{fc}}{2^{17}}$	<u>fc</u> 2 ¹⁷				
	(fc = 8MHz)	61	81	122	61				
01	<u>fc</u> 2 ¹⁶	fc 2 ¹⁶	$\frac{4}{3} \cdot \frac{fc}{2^{16}}$	$\begin{array}{c} 4 \\ 2 \end{array} \cdot \begin{array}{c} fc \\ 2^{16} \end{array}$	 				
	(fc = 4MHz)	61	81	122	61				
10	<u>fc</u> 2 ¹⁵	<u>fc</u> 2 ¹⁵	$\begin{array}{c c} 4 & fc \\\hline 3 & 2^{15} \end{array}$	$\frac{4}{2} \cdot \frac{fc}{2^{15}}$	fc 2 ¹⁵				
	(fc = 4MHz)	122	162	244	122				
11	<u>fc</u> 2 ¹³	<u>fc</u> 2 ¹³	$\frac{4}{3} \cdot \frac{fc}{2^{13}}$	$\frac{4}{2} \cdot \frac{fc}{2^{13}}$	<u>fc</u> 2 ¹³				
	(fc = 1MHz)	122	162	244	122				

Table 2-12. Setting of LCD Frame Frequency

a. At the single clock mode

(

b. At the dual	clock	mode	(/
		\frown	

		Frame frequency [Hz]						
SLF	Base frequency [Hz]	1/4 Duty	∕ ∕\∕3 Duty	1/2 Duty	Static			
00	<u>fs</u> 2 ⁹	$\frac{fs}{2^9}$	$\underbrace{\begin{array}{c} 4\\ 3 \end{array}}_{3} \cdot \frac{\mathrm{fs}}{2^{9}}$	$\frac{4}{2} \cdot \frac{\text{fs}}{2^9}$	<u>fs</u> 2 ⁹			
	(fs = 32.768kHz)	64	85	128	64			
01	<u>fs</u> 2 ⁸	$\frac{fs}{2^8}$	$\frac{4}{3} \cdot \frac{f_s}{2^8}$	$\frac{4}{2} \cdot \frac{\text{fs}}{2^8}$	<u>fs</u> 2 ⁸			
$(\cap$	(fs = 32.768kHz)	128	171	256	128			

(3) LCD drive voltage

LCD driving voltage V_{LCD} is given as potential difference $V_{DD} - V_{LC}$ between pins VDD and VLC. Therefore, when the CPU voltage and LCD drive voltage are the same, VLC pin will be connected to VSS pin. The LCD lights when the potential difference between segment output and common output is $\pm V_{LCD}$. Otherwise it turns off. During reset, the power switch of LCD driver is automatically turned off, shutting off the VLC voltage. At the same time, both segment outputs and common outputs become at V_{DD} level, turning off the LCD. The power switch is turned on to supply VLC voltage to LCD driver by setting with EDSP (bit 7 in LCDCR) to "1". After that, the power switch will not turned off even during blanking (clearing EDSP to "0") and the VLC voltage continues flow. When STOP mode starts, the power switch will be turned off. Therefore, LCD light out, and stop operation is executed at low power consumption. When STOP mode is released the status in effect immediately before the STOP operation is reinstated.

(4) LCD output resistance

Selection of LCD output resistance can be selected by LCD control register (LCDCR). The LCD output resistance is selected by RSEL (bit 6 of LCDCR) according to LCD used. The LCD output resistance is selected $20/200k\Omega$ (RSEL) during initial.

DCCI	Output low	resistance	Output high resistance
RSEL	Segment R _{OS1}	Common R _{OC1}	Segment R _{OS2} Common R _{OC2}
0	20	kΩ	200 kg
1	7 k	Ω	70 kΩ
Note: The	output resistance shows	Typ. values (Topr = 25°C	; VDD = 5V)

Figure 2-53. Selection of LCD Output Resistance

2.12.3 LCD Display Operation

(1) Display data setting

Display data is stored to the display data area (assigned to address 0F80 to 0F8B_H) in the DBR. The display data which are stored in the display data area is automatically read out and sent to the LCD driver by the hardware. The LCD driver generates the segment signal and common signal according to the display data and driving method. Therefore, display patterns can be changed by only over writing the contents of display data area by the program. Figure 2-54 shows the correspondence between the display data area and SEG/CON pins.

LCD light when display data is "1" and turn off when "0". According to the driving method of LCD, the number of pixels which can be driven becomes different, and the number of bits in the display data area which is used to store display data also becomes different.

Therefore, the bits which are not used to store display data as well as the data buffer which corresponds to the addresses not connected to LCD can be used to store general user process data (see Table 2-13)

Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0F80 _H		' SEC	<u>5</u> 1	1		' SEC	50	'	
81		SEG3				SEG2			
82	SEG5				SEG4				
83		SEG7				SEC	36		
84		SEC	3 9			SEC	38		
85		SEC	G11			SEC	G10		
86		SEC	513			SEC	512		
87		SEC	G15			SEC	G14		
88		SEC	G17			SEC	G16		
89		SEC	G19			SEC	G18		
8A		SEC	521			SEC	520		
8B		, SEC	523	I		, SEC	522		
	СОМЗ	COM2	COM1	COM0	COM3	COM2	COM1	COM0	

Figure 2-54. LCD Display Data Area (DBR)

(2) Blanking

Blanking is enabled when EDSP is cleared to "0".(

Blanking turns off LCD through outputting a non-selective level to COM pin. A signal level is continuously output to SEG pin according to display data and driving method. For static drive, lightsout by data (clearing display data to "0") does not apply any voltage between pins COM and SEG. On the other hand, lights-out by blanking makes the output to COM pin at a constant $V_{LCD}/2$ level, so that the part between pins COM and SEG becomes in the state driven by $V_{LCD}/2$.

Table 2-13. Driving Method and Bit for Display Data

				<u> </u>
Driving methods	Bit 7/3	Bit 6/2	Bit 5/1	Bit 4/0
1/4 Duty	COM3	сом2	COM1	COM0
1/3 Duty	-	COM2	сом1	COM0
1/2 Duty	- ((/	COM1	COM0
Static	>-/	\mathcal{O}	-	сомо

Note: -: This bit is not used for display data

TOSHIBA

Sets frame frequency (SLF).

۷

2.12.4 Control Method of LCD Driver

(1) Initial setting

Figure 2-55 shows the flowchart of initialization.


Sets LCD driving method (DUTY). Example: To operate a 1/4 duty LCD of 16 segments × 4 com-mons at frame frequency fc/2¹⁶ [Hz]

			Sets P7 port.
LD	(LCDCR),0000001B	; Sets LCD driving method an	d V
		frame frequency.	Initialization of display data area.
LD	(P7CR),0FFH	; Sets P7 port as segment	
LD	(P/CR),UFFH	; Sets P7 port as segment	Display enable (EDSP)
		output.	(Releases from blanking.)
:			(Releases from bianking.)
	÷	; Sets the initial value of	
•	·	display data.	
LD	(LCDCR),10000001B	; Display enable	Figure 2-55. Initial Setting
	(200010)	, Display chapter	of LCD Driver

(2) Store of display data

Generally, display data are prepared as fixed data in program memory and stored in display data area by load command.


Example 1: To display using 1/4 duty LCD a numerical value which corresponds to the LCD data stored in data memory at address 80_H (when pins CQM and SEG are connected to LCD as in Figure 2-56), display data become as shown in Table 2-14.



No.	display	display data	No.	display	display data
0	IJ.	11011111	5	E (10110101
1		00000110	6	F	11110101
2		11100011			00010111
3	٦ŋ	10100111	8		11110111
4		00110110	9	J	10110111

Table 2-14. Example of Display Data (1/4 Duty)

Example 2: Table 2-15 shows an example of display data which are displayed using 1/2 duty LCD in the same way as Table 2-14. The connection between pins COM and SEG are the same as shown in Figure 2-57.







Number	displa	y data	Number	display data		
Number	High order address	Low order address	Number	High order address	Low order address	
0	**01**11	**01**11	5	**11**10	**01**01	
1	**00**10	**00**10	6	**11**11	**01**01	
2	**10**01	**01**11	7	**01**10	**00**11	
3	**10**10	**01**11	8	**11**11	**01**11	
4	**11**10	**00**10	9	**11**10	**01**11	


Table 2-15. Example of Display Data (1/2 Duty)

Note: *: Don't care

(3) Example of LCD drive output








Input/Output Circuitry

(1) Control pins


The input/output circuitries of the TMP87CH29/K29/M29 control pins are shown below. Please specify either the single-clock mode or the dual-clock mode by a code (NM1 or NM2) as an option for an operating mode during reset.



Note 1: The TEST pin of the TMP87PM29 does not have a pull-down resistor. Be sure to fix the TEST pin to low in MCU mode. Note 2: The TMP87PM29 is placed in the single-clock mode during reset.

(2) Input/Output ports

The input/output circuitries of the TMP87CH29/K29/M29 input/output ports are shown below. A mask option code is only "A".



Electrical Characteristics

(1) TMP87CH29/K29/M29

Absolute Maximum Ra	tings	$(V_{SS} = 0 V)$		
Parameter	Symbol	Conditions	Ratings	Unit
Supply Voltage	V _{DD}		-0.3 to 6.5	V
Input Voltage	V _{IN}	\sim	-0.3 to V _{DD} + 0.3	V
Output Valtana	V _{OUT1}	P21, P22, RESET, Tri-state port, and Push-pull port	– 0.3 to V _{DD} + 0.3	v
Output Voltage	V _{OUT2}	P20, Port P3 and Segment port	– 0.3 to 5.5	v
Output Current (Der 1 nin)	I _{OUT1}	Ports P1, P2, P4, P5, P6, P7	3.2	
Output Current (Per 1 pin)	I _{OUT2}	Port P3	30	mA
	ΣI_{OUT1}	Ports P1, P2, P4, P5, P6, P7	(120	
Output Current (Total)	ΣI_{OUT2}	Port P3	60	mA
Devues Dissignation [Team 70%C]		ТМР87СН29N/СК29N/СМ29N	600	
Power Dissipation [Topr = 70°C]	PD	ТМР87СН29U/СК29U/СМ29U	350	mW
Soldering Temperature (time)	Tsld		260 (10 s)	°C
Storage Temperature	Tstg		– 55 to 125	°C
Operating Temperature	Topr		- 30 to 70	°C

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Recommended Operating Conditions $(V_{ss} = 0V, Topr = -30 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Pins	Conditions	Min	Max	Unit
			fc = 8 MHz	4.5		
			IDLE1, 2 mode	4.5		
	\frown		$fc \neq 4.2$ MHz	9		
Supply Voltage	/ Y _{DD}		IDLE1, 2 mode	2.7	5.5	V V
4	$\langle \cdot \rangle$		fs = SLOW mode	2.7		
			32.768 kHz SLEEP mode			
			STOP mode	2.0		
\sim	V _{IH1}	Except hysteresis input	V _{DD} ≧4.5 V	$V_{DD} \times 0.70$		
Input High Voltage	V _{IH2}	Hysteresis input	VDD=4.3 V	V _{DD} × 0.75	V _{DD}	V
	V _{IH3}		V _{DD} <4.5 V	V _{DD} × 0.90		
\wedge (()	V _{IL1}	Except hysteresis input	V _{DD} ≧4.5 V		$V_{DD} \times 0.30$	
Input Low Voltage	V _{IL2}	Hysteresis input	VDD=4.3 V	0	V _{DD} × 0.25	V
	V _{IL3} (($\left(\begin{array}{c} \\ \\ \\ \\ \\ \end{array} \right)$	V _{DD} <4.5 V		$V_{DD} \times 0.10$	
	fc	XIN, XOUT	V _{DD} = 4.5 to 5.5 V	0.4	8.0	MHz
Clock Frequency			V _{DD} = 2.7 to 5.5 V	0.4	4.2	
\sim	fs	XTIN, XTOUT		30.0	34.0	kHz

Note 1: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

Note 2: Clock frequency fc; The supply voltage range of the conditions shows the value in NORMAL 1, 2 modes and IDLE 1, 2 modes.

DCChara	cteristic	s (V _{SS} = 0 V, 7	opr = - 30 to 70°C	;) (;				
Parameter	Symbol	Pins	Cond	itions	Min	Тур.	Max	Unit
Hysteresis Voltage	V _{HS}	Hysteresis input			(-)	0.9	_	V
	I _{IN1}	TEST			\sum	\mathcal{D}		
Input Current	I _{IN2}	Sink open drain port and tri-state port	V _{DD} = 5.5 V V _{IN} = 5.5 V/0 V		()	_	± 2	μA
	I _{IN3}	RESET, STOP						
Input Low Current	I _{IL}	Push-pull port	V _{DD} = 5.5 V, V _{IN} =	= 0.4 V () P	_	—	-2	mA
Input Resistance	R _{IN}	RESET			100	220	450	kΩ
Output Leakage Current	I _{LO}	Sink open drain port and tri-state port	V _{DD} = 5.5 V, V _{OUT}	r = 5.5 V	-	\mathcal{A}	2	μA
O de la	V _{OH1}	Push-pull port	V _{DD} = 4.5 V, I _{OH} =	⇒ <u>–</u> 200 μA	2.4	6	<u> </u>	
Output High Voltage	Vo _{H2}	Tri- state port	V _{DD} = 4.5 V, I _{OH} =	=) 0.7 mA	4.(1	D+	5-	V
Output Low Voltage	V _{OL}	Except XOUT and port P3	$V_{DD} \neq 4.5 V, I_{OL} =$	1.6 mA	X	K/	/0.4	V
Output Low Current	I _{OL}	Only P30, P31, P32	Vpp=4.5 V, VoL=	= 1.0 V	\geq	20	_	mA
Supply Current in NORMAL 1 , 2 mode			$V_{DD} = 5.5 V$ fc = 8 MHz	C		10	16	mA
Supply Current in IDLE 1, 2 mode			fs = 32.768 kHz V _{IN} = 5.3 V/0.2 V	\overline{O}		4.5	6	mA
Supply Current in SLOW mode	I _{DD}	40	V _{DD} = 3.0 V fs = 32.768 kHz		_	30	60	μA
Supply Current in SLEEP mode			V _{IN} = 2.8 V/0.2 V LCD driver is not	enable	_	15	30	μA
Supply Current in STOP mode			V _{DD} = 5.5 V V _{IN} = 5.3 V(0.2 V			0.5	10	μA
Segment Output	P	SEG23 to SEG0 pins		RESL = 0 (Note 11)		20		
Low Resistance	R _{OS1}			RSEL = 1		7		
Common Output Low	P	COM3 to COM0 pins		RESL = 0		20		
Resistance	Roct		$\overline{\partial}$	RSEL = 1		7		kΩ
Segment Output	Kp. Zr	SEG23 to SEG0 pins	$V_{DP} = 5 V$	RESL = 0	_	200		K 14
High Resistance	Ros2	sears to sear pins	$V_{DD} - V_{LC} = 3 V$	RSEL = 1		70		
Common Output	В	COM3 to COM0 pins		RESL = 0		200		
High Resistance	R _{OC2}			RSEL = 1		70		
	V _{Q 2/3}	\sim			3.8	4.0	4.2	
Segment /Common Output Voltage	Vo 1/2	SEG23 to SEG0 and COM3 to COM0 pins			3.3	3.5	3.7	v
carpat ronage	V _{O 1/3}				2.8	3.0	3.2	

Typical values show those at Topr = 25° , $V_{DD} = 5 V$. Note 1:

Input Current; The current through pull-up or pull-down resistor is not included. Note 2:

Note 3: IDD; Except for I_{REF} . Note 4: Output resustance R_{OS} and R_{OC} indicate "on" when switching levels. Note 5: $V_{02/3}$ indicates an output current at the 2/3 level when operating in the 1/4 or 1/3 duty mode.

Note 6: V_{01/2} indicates an output current at the 1/2 level when operating in the 1/2 duty or static mode.

Note 7: $V_{01/3}$ indicates an output current at the 1/3 level when operating in the 1/4 or 1/3 duty mode.

When you use a liquid crystal display (LCD), it is necessary to give careful consideration to the value of the output Note 8: resistor $R_{OS 1/2}$, $R_{OC 1/2}$. Note 9: R_{OS1} , R_{OC1} : On time of the lower output resistor is 2⁷/fc, 1/(2·fs) [s].

Note 10: R_{OS2} , R_{OC2} : On time of the higher output resistor is $1/(n \cdot f_F)$. (1/n duty, f_F : frame frequency)

Note 11: RSEL ; Bit 6 in LCDCR

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
Analog Reference Voltage	V _{AREF}	V _{ARFF} – V _{ASS} ≧2.5 V	2.7	(-)	V _{DD}	
Analog Reference voltage	V _{ASS}	$V_{\text{AREF}} - V_{\text{ASS}} \leq 2.5 V$	V _{SS}		1.5	
Analog Input Voltage	VAIN		VASS	//A	VAREF	V
Analog Supply Current	I _{REF}	V _{AREF} = 5.5 V, V _{ASS} = 0.0 V		0.5	1.0	mA
Nonlinearity Error		$V_{DD} = 5.0 V, V_{SS} = 0.0 V$		> -	± 1	
Zero Point Error		V _{AREF} = 5.000 V V _{ASS} = 0.000 V	$\mathbb{R}^{\mathbb{N}}$	-	± 1	
Full Scale Error	or V _{DD} = 2.7 V, V _{SS} = 0.0 V		(\rightarrow)	- <	(± 1	- LSB
		V _{AREF} = 2.700 V V _{ASS} = 0.000 V	<u> </u>		<u>+2</u>	1
Note: Quantizing error is not con	tained in th					<u> </u>
Note: Quantizing error is not con AC Characteristic			opr = - 30 to 7	orc)		<u> </u>
-		nose errors.	opr = - 30 to 7	ro°C)) Typ.	Max	Unit
AC Characteristic	<u></u>	(V _{SS} = 0 V, V _{DD} = 4,5 to 5.5 V, T Conditions In NORMAL 1, 2 mode	$-\left(\right) $	\sim		Unit
AC Characteristic	Symbol	(V _{SS} = 0 V, V _{DD} = 4,5 to 5.5 V, T Conditions ² In NORMAL 1, 2 mode In IDLE-1, 2 mode	Min	\sim	Max	
AC Characteristic	<u></u>	(V _{SS} = 0 V, V _{DD} = 4,5 to 5.5 V, T Conditions ² In NORIVIAL 1, 2 mode In IDLE-1, 2 mode In SLOW mode	Min	\sim	Max	Unit
AC Characteristic Parameter Machine Cycle Time	Symbol	In NORMAL 1, 2 mode In SLEEP mode	Min 0.5 117.6	\sim	Max 10	
AC Characteristic	Symbol	(V _{SS} = 0 V, V _{DD} = 4,5 to 5.5 V, T Conditions ² In NORIVIAL 1, 2 mode In IDLE-1, 2 mode In SLOW mode	Min/	\sim	Max 10	

$(V_{SS} = 0 V, Topr = -30 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Conditions		Min	Тур.	Max	Unit
	<	Frèquency medsurement mode	Single edge count	-	-	8	
		V _{DD} = 4.5 to 5.5 V	Both edge count	-	-	4	DALL-
TC11nput (ÈCINinput)	tici	Frequency medsurement mode	Single edge count	_	_	4.2	MHz
\sim	\sim	V _{DD} = 2.7 to 5.5 V	Both edge count	_	_	3	

Parameter	Oscillator	Freeseware	Recommended Oscillator	Recommende	d Condition
Farameter	Oscillator	Frequency	Recommended Oscillator) C ₂
	Ceramic Resonator	8 MHz	KYOCERA KBR8.0M		20.5
High-frequency		4 MHz	KYOCERA KBR4.0MS MURATA CSA4.00M	30pF	30pF
high-frequency	Crystal Oscillator	8 MHz	точосом 2108 8.000		20-5
20pF 4 MHz TOYOCOM 204B 4,0000	20pF				
Low-frequency	Crystal Oscillator	32.768 kHz	NDK MX-38T	15pF	15pF
	c_1 (1) High-frequence		C, (2) Low-free		0

- Note 1: When it is used in high electrical icory an electrical since of the resonators by Murata Manufacturing Co., Ltd. are subject to change. For up-to-date information, please refer to the following URL; http://www.murata.co.jp/search/index.html

